欢迎访问ic37.com |
会员登录 免费注册
发布采购

319282-007 参数 Datasheet PDF下载

319282-007图片预览
型号: 319282-007
PDF下载: 下载PDF文件 查看货源
内容描述: 万兆以太网控制器 [10 GbE Controller]
分类和应用: 控制器以太网
文件页数/大小: 586 页 / 6021 K
品牌: INTEL [ INTEL CORPORATION ]
 浏览型号319282-007的Datasheet PDF文件第3页浏览型号319282-007的Datasheet PDF文件第4页浏览型号319282-007的Datasheet PDF文件第5页浏览型号319282-007的Datasheet PDF文件第6页浏览型号319282-007的Datasheet PDF文件第8页浏览型号319282-007的Datasheet PDF文件第9页浏览型号319282-007的Datasheet PDF文件第10页浏览型号319282-007的Datasheet PDF文件第11页  
Intel
®
82598 10 GbE Controller
Rev
Date
Comments
LINK loop-back section was updated (?13.3)
A note to swizzle bits (?9.2.3.12.25)
RT2CR register was changed
The addresses of the following registers were changed: RQSMR, TQSMR, QPRC, QPTC,
QBRC and QBTC.
HSMC0/1R registers were removed
GSCN_0/1/2/3 changed to read only
Change default of PCIe* max read request size to 512 (?4.1.9.7)
GHOST ECC register was added (?13.2.35)
Priority flow control and LINK flow control can not be enabled together,
EPROM control words 0x0 and 0x38 were changed (?7.3.1)
Two bits were added to GPIE register (?9.2.3.5.15)
HICR register was updated( ?9.2.3.16.1.2)
Next Capability Pointer default was changed (?4.1.9.8.1.1)
RMCS and PDPMCS registers were changed
Fixed the note so that master disable bit description will indicate this bit should be
cleared by reset and not by the device driver ?6.2.5.3.2, ?9.2.3.1.1)
Removed the sentence: "Oplin will not store the SMB address that was assigned in the
SMB ARP process in it EEPROM, so in the next power-up it will return to its EPROM
default SMB address." ?4.2.1.7.2)
Changed Uncorrectable Error Severity bit 20 to be default 0 per PCIe* specification
v1.1 ?4.1.9.8.1.4)
Changed and updated fields in MDFTC2 and added MDFTS2. (?13.2.38, ?13.2.41)
Added indication that AIT register is latched high cleared on read. (?9.2.3.12.16)
Added FW_reset_En bit to the Manageability Capability / Manageability Enable
EERPOM register (?7.5.1.4)
Flash frequency was updated to 10Mhz according to the design implementation
(?11.4.3.4)
Changed defaults of some PCS reserved bits
Added RxDPipeSize bits in RDRXCTL register
Updated MDIO buffers to be regular buffers to match the design and removed the
need for external pull-ups for these pins
Added ANLP1.ANAS field
Added APBACE bit to GCR
Changed diagnostic registers for PB read/write data/descriptor pointers to match the
current design
Included DCN024 Change EEPROM HW pointers to byte pointers
Included DCN026 Remove FML
Include DCN019 Remove VLAN classification support for VMDq
Include DCN025 Change maximum Rx buffer size support
Included DCN RMII multicast filtering support
1.1
Reference Number: 319282-007
Revision Number: 3.2
October 2010
Intel
®
82598 10 GbE Controller
Datasheet
7