Intel
®
82598 10 GbE Controller
Rev
Date
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Comments
Offload for Rx Ipv6 packets with "home extention" or fragments were changed back to
No.
iSCSI support for Rx header split was removed (Oplin will not support this feature)
Fixed BSIZEHEADER to max at 1024 instead of 16KB as stated.
Chnaged the PCIe* analog section load time from LAN_PWR_GOOD to be after
PE_RST_N instead.
Removed No MNG SMBus configuration offset from the MNG test structure pointer.
Added RCLKEXTP/N clock characterization in the electrical section
Removed the promiscuous cases that stated that PIF bit will be cleared
Made bit 25 from "RSS Field Enable" in the MRQC register reserved 0.
Added the Pullups table (section 3.2)
Removed IPIDV bit from MNG status
Changed the default value of the MNG_en bit in the GRC register so that the MNG is
enabled by default
Added MNGTXMAP register that controls the mapping of the MNG transmit traffic to
the appropriate TC
Added a note that For proper operation PTHRESH value should be bigger than the
number of buffers needed to accommodate a single packet.
Removed Drop_En bit from RXDCTL and crerated 2 registers DROPEN0,1 that will hold
all drop enable bits (bit per queue).
Changed the addresses of the RNBC statistical counters
Added a bit to bypass the descriptor monitor in the RXCTRL
Added the limitation that in Music mode Rx buffers should be x2 in BSIZEPACKET
Added a bit in RDRXCTL to reflect that the DMA init is done, this bit was also added to
the SW initialization flow (to make sure software waits for DMA init done indication)
Removed line 0x13 in the packet types supported by packet split (duplicate to line
0x0)
Removed PSR_type0 as there is no L2 split
Changed the ATLASCTL register so it will support Atlas registers read
Added Atlas Tx-> Rx loopback
Added a note that under Music Jumbo frames support is restricted to 9KB.
Added a mode for TXPBSIZE to support diagnostics that enables the full Tx PB (320K)
as a single packet buffer.
Added an EEPROM word that enables the loading of AUTOC2 (upper half) from the
EEPROM.
Added a new statistics for Error byte count (0x04008)
Added bits in AUTOC that reflect the connection speed type (BX,KX,KX4,CX4,XAUI)
Changed the format of the "write configuration command" (BMC -> Oplin) to support
3 bytes of address instead of 2.
Chenged the format of the "read configuration request" (Oplin -> BMC) to support 3
bytes of address instead of 2.
Restricted BSIZEHEADER to 1K bytes
1.0
02/06
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Reference Number: 319282-007
Revision Number: 3.2
October 2010
Intel
®
82598 10 GbE Controller
Datasheet
5
INTEL [ INTEL CORPORATION ]
