FAST BOOT BLOCK DATASHEET
E
(1) —
8.12 AC Characteristics—Read-Only Operations
Automotive Temperature
#
Sym
Parameter
Notes
Min
15
Max
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
R1 tCLK
CLK Period
R2 tCH (tCL
)
CLK High (Low) Time
2.5
R3 tCHCL (tCLCH
R4 tAVCH
R5 tVLCH
R6 tELCH
R7 tCHQV
R8 tCHQX
R9 tCHAX
)
CLK Fall (Rise) Time
5
Address Valid Setup to CLK
ADV# Low Setup to CLK
CE# Low Setup to CLK
CLK to Output Delay
17
17
17
30
Output Hold from CLK
5
Address Hold from CLK
CLK to WAIT# delay
3
5
10
R10 tCHTL (tCHTH
R11 tAVVH
R12 tELVH
R13 tAVQV
R14 tELQV
R15 tVLQV
R16 tVLVH
R17 tVHVL
R18 tVHAX
R19 tAPA
)
30
Address Setup to ADV# Going High
CE# Low to ADV# Going High
Address to Output Delay
CE# Low to Output Delay
ADV# Low to Output Delay
ADV# Pulse Width
19
19
150
150
150
2
3
19
19
3
ADV# Pulse Width
Address Hold from ADV# Going High
Page Address Access Time
OE# Low to Output Delay
RST# High to Output Delay
35
50
R20 tGLQV
R21 tRHQV
600
40
R22 tEHQZ
tGHQZ
CE# or OE# High to Output in High Z,
Whichever Occurs First
4
4
R23 tOH
Output Hold from Address, CE#, or OE#
Change, Whichever Occurs First
0
ns
NOTES:
1. See AC Input/Output Reference Waveform for timing measurements and maximum allowable input slew rate.
2. OE# may be delayed up to tELQV-tGLQV after the falling edge of CE# without impact on tELQV
.
3. Sampled, not 100% tested.
4. Output loading on WAIT# equals 15 pF.
PRODUCT PREVIEW
44
INTEL [ INTEL ]
