FAST BOOT BLOCK DATASHEET
E
Table 5. Status Register Definition
WSMS
7
ESS
6
ES
5
PS
4
VPPS
3
PSS
2
DPS
1
R
0
NOTES:
SR.7 = WRITE STATE MACHINE STATUS (WSMS) Check SR.7 to determine block erase or program
completion. SR.6–0 are invalid while SR.7 = “0.”
1 = Ready
0 = Busy
SR.6 = ERASE SUSPEND STATUS (ESS)
When an Erase Suspend command is issued, the
WSM halts execution and sets both SR.7 and SR.6
to “1.” SR.6 remains set until an Erase Resume
command is written to the CUI.
1 = Block Erase Suspended
0 = Block Erase in Progress/Completed
SR.5 = ERASE STATUS (ES)
If both SR.5 and SR.4 are “1”s after a block erase or
program attempt, an improper command sequence
was entered.
1 = Error in Block Erasure
0 = Successful Block Erase
SR.4 = PROGRAM STATUS (PS)
1 = Error in Program
0 = Successful Program
SR.3 = VPP STATUS (VPPS)
SR.3 does not provide a continuous VPP feedback.
The WSM interrogates and indicates the VPP level
only after a block erase or program operation. SR.3
is not guaranteed to reports accurate feedback
1 = VPP Low Detect, Operation Abort
0 = VPP OK
when VPP ≠ VPPH1/2 or VPPLK
.
SR.2 = PROGRAM SUSPEND STATUS (PSS)
When an Program Suspend command is issued, the
WSM halts execution and sets both SR.7 and SR.2
to “1.” SR.2 remains set until an Program Resume
command is written to the CUI.
1 = Program Suspended
0 = Program in Progress/Completed
SR.1 = DEVICE PROTECT STATUS (DPS)
If a block erase or program operation is attempted to
a locked block, SR.1 is set by the WSM and aborts
the operation if WP# = VIL.
1 = Block Erase or Program Attempted on a
Locked Block, Operation Abort
0 = Unlocked
SR.0 = RESERVED FOR FUTURE
ENHANCEMENTS (R)
SR.0 is reserved for future use and should be
masked out when polling the status register.
16
PRODUCT PREVIEW
INTEL [ INTEL ]
