欢迎访问ic37.com |
会员登录 免费注册
发布采购

10CL080ZF780A8G 参数 Datasheet PDF下载

10CL080ZF780A8G图片预览
型号: 10CL080ZF780A8G
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 81264-Cell, PBGA780, FBGA-780]
分类和应用: 可编程逻辑
文件页数/大小: 10 页 / 159 K
品牌: INTEL [ INTEL CORPORATION ]
 浏览型号10CL080ZF780A8G的Datasheet PDF文件第2页浏览型号10CL080ZF780A8G的Datasheet PDF文件第3页浏览型号10CL080ZF780A8G的Datasheet PDF文件第4页浏览型号10CL080ZF780A8G的Datasheet PDF文件第5页浏览型号10CL080ZF780A8G的Datasheet PDF文件第7页浏览型号10CL080ZF780A8G的Datasheet PDF文件第8页浏览型号10CL080ZF780A8G的Datasheet PDF文件第9页浏览型号10CL080ZF780A8G的Datasheet PDF文件第10页  
Intel
®
Cyclone
®
10 LP Device Overview
C10LP51001 | 2020.05.21
Intel Cyclone 10 LP Maximum Resources
Table 2.
Maximum Resource Counts for Intel Cyclone 10 LP Devices
Resource
10CL006
Logic Elements (LE)
M9K
Memory
Block
Capacity
(Kb)
6,272
30
270
15
2
20
176
65
10CL010
10,320
46
414
23
2
20
176
65
10CL016
15,408
56
504
56
4
20
340
137
Device
10CL025
24,624
66
594
66
4
20
150
52
10CL040
39,600
126
1,134
126
4
20
325
124
10CL055
55,856
260
2,340
156
4
20
321
132
10CL080
81,264
305
2,745
244
4
20
423
178
10CL120
119,088
432
3,888
288
4
20
525
230
18 × 18 Multiplier
PLL
Clock
Maximum I/O
Maximum LVDS
Intel Cyclone 10 LP Package Plan
Table 3.
Package Plan for Intel Cyclone 10 LP Devices
The GPIO counts do not include the
DCLK
pins. The LVDS counts include
DIFFIO
and
DIFFCLK
pairs only—
LVDS I/Os with both
p
and
n
pins. Refer to the related information.
Device
Type
M164
164-pin MBGA
8 mm × 8 mm
0.5 mm
GPIO
101
87
LVDS
26
22
U256
256-pin UBGA
14 mm × 14
mm
0.8 mm
GPIO
176
176
162
150
LVDS
65
65
53
52
Package
U484
484-pin UBGA
19 mm × 19
mm
0.8 mm
GPIO
340
325
321
289
LVDS
137
124
132
110
E144
144-pin EQFP
22 mm × 22
mm
0.5 mm
GPIO
88
88
78
76
LVDS
22
22
19
18
F484
484-pin FBGA
23 mm × 23
mm
1.0 mm
GPIO
340
325
321
289
277
LVDS
137
124
132
110
103
F780
780-pin FBGA
29 mm × 29
mm
1.0 mm
GPIO
423
525
LVDS
178
230
Size
Ball
Pitch
I/O
Type
10CL006
10CL010
10CL016
10CL025
10CL040
10CL055
10CL080
10CL120
Related Information
Intel
®
Cyclone
®
10 LP Device Overview
6