欢迎访问ic37.com |
会员登录 免费注册
发布采购

IA6805E2-PDW40I-00 参数 Datasheet PDF下载

IA6805E2-PDW40I-00图片预览
型号: IA6805E2-PDW40I-00
PDF下载: 下载PDF文件 查看货源
内容描述: 微处理器单元 [Microprocessor Unit]
分类和应用: 外围集成电路微处理器光电二极管时钟
文件页数/大小: 33 页 / 344 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号IA6805E2-PDW40I-00的Datasheet PDF文件第16页浏览型号IA6805E2-PDW40I-00的Datasheet PDF文件第17页浏览型号IA6805E2-PDW40I-00的Datasheet PDF文件第18页浏览型号IA6805E2-PDW40I-00的Datasheet PDF文件第19页浏览型号IA6805E2-PDW40I-00的Datasheet PDF文件第21页浏览型号IA6805E2-PDW40I-00的Datasheet PDF文件第22页浏览型号IA6805E2-PDW40I-00的Datasheet PDF文件第23页浏览型号IA6805E2-PDW40I-00的Datasheet PDF文件第24页  
IA6805E2  
29 August 2007  
Microprocessor Unit  
As of Production Version 00  
Instruction Set Description  
The MPU has 61 basic instructions divided into 5 types. The 5 types are Register/memory, read-  
modify-write, branch, bit manipulation, and control.  
Register/Memory Instructions:  
Most of the following instructions use two operands. One is either the accumulator or the  
index register and the other is obtained from memory. The jump unconditional (JMP) and  
jump to subroutine (JSR) instructions have no register operand.  
Function  
Load A from memory  
Load X from memory  
M nemonic  
LDA  
LDX  
STA  
Store A in memory  
Store X in memory  
STX  
Add memory to A  
Add memory and carry to A  
Subtract memory  
ADD  
ADC  
SUB  
Subtract memory from A with Borrow  
AND memory to A  
OR memory with A  
Exclusive OR memory with A  
Arithmetic compare A with memory  
Arithmetic compare X with memory  
Bit test memory with A (logical compare)  
Jump Unconditional  
SBC  
AND  
ORA  
EOR  
CMP  
CPX  
BIT  
JMP  
Jump to subroutine  
JSR  
Read-Modify-Write Instructions:  
These instructions read a memory or register location, modify or test its contents and then  
write the modified value back to memory or the register.  
Function  
Increment  
Mnemonic  
INC  
Decrement  
Clear  
DEC  
CLR  
Complement  
COM  
NEG  
ROL  
ROR  
LSL  
Negate (2's complement)  
Rotate Left Thru Carry  
Rotate Right Thru Carry  
Logical shift left  
Logical shift right  
Arithmetic shift right  
Test for negative or zero  
LSR  
ASR  
TST  
Copyright © 2007  
IA211081401-03  
www.Innovasic.com  
Customer Support:  
©
Page 20 of 33  
1-888-824-4184  
 复制成功!