欢迎访问ic37.com |
会员登录 免费注册
发布采购

IA186ER 参数 Datasheet PDF下载

IA186ER图片预览
型号: IA186ER
PDF下载: 下载PDF文件 查看货源
内容描述: 16位/ 8位微控制器与内存 [16-Bit/8-Bit Microcontrollers with RAM]
分类和应用: 微控制器
文件页数/大小: 146 页 / 3147 K
品牌: INNOVASIC [ INNOVASIC, INC ]
 浏览型号IA186ER的Datasheet PDF文件第40页浏览型号IA186ER的Datasheet PDF文件第41页浏览型号IA186ER的Datasheet PDF文件第42页浏览型号IA186ER的Datasheet PDF文件第43页浏览型号IA186ER的Datasheet PDF文件第45页浏览型号IA186ER的Datasheet PDF文件第46页浏览型号IA186ER的Datasheet PDF文件第47页浏览型号IA186ER的Datasheet PDF文件第48页  
IA186ER/IA188ER  
Data Sheet  
16-Bit/8-Bit Microcontrollers with RAM  
February 25, 2013  
4.  
Device Architecture  
A functional block diagram of the IA186ER/IA188ER is shown in Figure 7. This  
microcontroller consists of the following functional blocks.  
Bus Interface and Control (BIC)  
32 Kbytes RAM  
Peripheral Control and Registers  
Chip Selects and Control (CSC)  
Programmable I/O  
Clock and Power Management  
DMA  
Interrupt Controller  
Timers  
Asynchronous Serial Port  
Synchronous Serial Interface  
Watchdog Timer  
Instruction Decode and Execution  
4.1  
Bus Interface and Control  
BIC manages all accesses to external memory, external peripherals and the internal 32 Kbyte  
RAM. These peripherals may be mapped either in memory space or I/O space. The BIC  
supports both multiplexed and non-multiplexed bus operations. Multiplexed address and data  
are provided on the ad15ad0 bus, while a non-multiplexed address is provided on the a19a0  
bus. The a bus provides address information for the entire bus cycle (t1t4), while the ad bus  
provides address information only during the first phase of the bus cycle (t1). For more details  
regarding bus cycles, see the AC waveforms at the end of this datasheet.  
The IA186ER microcontroller provides two signals that serve as byte write enables, write high  
byte (whb_n) and write low byte (wlb_n). The IA188ER microcontroller requires only a single  
write byte (wb_n) signal to support its 8-bit data bus. The whb_n is the logical OR of the bhe_n  
and wr_n. The wlb_n is the logical OR of ad0 and wr_n. The wb_n is low whenever a byte is  
written to the IA188ER data bus ad7ad0.  
The byte write enables are driven in conjunction with the non-multiplexed address bus a19a0 to  
support the timing requirements of common SRAMs.  
The BIC also provides support for PSRAM devices. PSRAM is supported in only the lower chip  
select (lcs_n) area. In order to support PSRAM, the CSC must be appropriately programmed  
(see Section 4.7, Chip Selects).  
IA211110517-02  
UNCONTROLLED WHEN PRINTED OR COPIED  
http://www.innovasic.com  
Customer Support:  
Page 44 of 146  
1-888-824-4184  
 复制成功!