IA186ER/IA188ER
Data Sheet
16-Bit/8-Bit Microcontrollers with RAM
February 25, 2013
Figure 22 presents the srdy—synchronous ready. Figure 23 presents the ardy—asynchronous
ready. Figure 24 presents the peripherals. Table 93 presents the ready and peripheral timing.
Figures 25 and 26 present Reset 1 and Reset 2, respectively. Figures 27 and 28 present the bus
hold entering and bus hold leaving, respectively. Table 94 presents the reset and bus hold
timing.
Figure 29 presents the synchronous serial interface. Table 95 presents the synchronous serial
interface timing.
Table 82. AC Characteristics Over Industrial Operating Ranges (50 MHz)
No.
Name
Description
Mina
Maxa
General Timing Requirements
1
2
tDVCL
tCLDX
Data in Setup
Data in Hold
6.6
2
–
–
General Timing Responses
3
4
5
6
8
9
tCHSV
tCLSH
tCLAV
tCLAX
tCHDX
tCHLH
Status Active Delay
Status Inactive Delay
ad Address Valid Delay
Address Hold
Status Hold Time
0
0
0
0
0
0
10
10
10
10
–
ale Active Delay
ale Width
10
–
10 tLHLL
tCLCH-5
11 tCHLL
12 tAVLL
13 tLLAX
14 tAVCH
15 tCLAZ
16 tCLCSV
17 tCXCSX
18 tCHCSX
19 tDXDL
20 tCVCTV
21 tCVDEX
22 tCHCTV
23 tLHAV
80 tCLCLX
81 tCLCSL
82 tCLRF
84 tLRLL
ale Inactive Delay
0
10
–
–
ad Address Valid to ale Low
ad Address Hold from ale Inactive
ad Address Valid to Clock High
ad Address Float Delay
mcs_n/pcs_n Inactive Delay
mcs_n/pcs_n Hold from Command Inactive
mcs_n/pcs_n Inactive Delay
den_n Inactive to dt/r_n Low
Control Active Delay 1
den_n Inactive Delay
tCLCH
tCHCL
0
0
0
–
15
10
–
10
–
10
14
10
–
10
10
10
–
tCLCH
0
0
0
0
0
7.5
0
0
Control Active Delay 2
ale High to Address Valid
lcs_n Inactive Delay
lcs_n Active Delay
clkouta High to rfsh_n Invalid
lcs_n Precharge Pulse Width
0
tCLCL + tCLCH
a All values are in nanoseconds, except where otherwise indicated.
IA211110517-02
UNCONTROLLED WHEN PRINTED OR COPIED
http://www.innovasic.com
Customer Support:
Page 102 of 146
1-888-824-4184