IA186XL/IA188XL
16-Bit Microcontrollers
Data Sheet
July 6, 2011
Table 8. IA188XL Pin/Signal Descriptions (Continued)
Pin
Signal
hlda
Name
hlda
PLCC
51
PQFP
25
LQFP
42
Description
hold acknowledge. Output. Active High.
When hlda is asserted (high), it indicates that
the IA188XL has relinquished control of the
local bus to another bus master in response to
a HOLD request (see next table entry).
When hlda is asserted, the IA188XL data bus
and control signals are floated allowing
another bus master to drive the signals
directly.
hold
hold
50
26
43
hold. Input. Active High. This signal is a
request indicating that an external bus master
wishes to gain control of the local bus. The
IA188XL will relinquish control of the local bus
between instruction boundaries not
conditioned by a LOCK prefix.
int0
int1
int2
int3
int0
int1
int2/inta0_n
int3/inta1_n
45
44
42
41
31
32
35
36
48
49
52
53
interrupt N (N = 03). Input. Active High.
These maskable inputs interrupt program flow
and cause execution to continue at an
interrupt vector of a specific interrupt type as
follows:
int0: Type 12
int1: Type 13
int2: Type 14
int3: Type 15
To allow interrupt expansion, int0 and int1
can be used with the interrupt acknowledge
signals inta0_n and inta1_n (see next table
entries).
inta 0_n
inta 1_n
lcs_n
int2/inta0_n
int3/inta1_n
lcs_n
42
41
33
35
36
46
52
53
63
interrupt acknowledge. Output. Active low.
When used with external interrupt controllers.
lower chip select. Output. Active Low. This
pin provides a chip select signal that will be
asserted (low) whenever the address of a
memory bus cycle is within the address space
programmed for that output.
®
IA211080711-09
UNCONTROLLED WHEN PRINTED OR COPIED
http://www.Innovasic.com
Customer Support:
Page 33 of 75
1-888-824-4184
INNOVASIC [ INNOVASIC, INC ]
