IA186ES/IA188ES
Data Sheet
8-Bit/16-Bit Microcontrollers
November 15, 2011
Bit [8]—CAD → When set to 1, the clkouta output is driven low. When 0, it is driven as
an output per the CBF bit.
Bits [7–3]—Reserved → The bits read back as zeros.
Bits [2–0]—F2–F0 → These bits control the clock divider as shown below.
Note: PSEN must be 1 for the clock divider to function.
F2 F1 F0 Divider Factor
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Divide by 1 (20)
Divide by 2 (21)
Divide by 4 (22)
Divide by 8 (23)
Divide by 16 (24)
Divide by 32 (25)
Divide by 64 (26)
Divide by 128 (27)
5.1.6 WDTCON (0e6h)
The WatchDog Timer CONtrol Register provides control and status for the WDT. The
WDTCON contains c080h at reset (see Table 22).
Table 22. Watchdog Timer Control Register
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
ENA WRST RSTFLAG NMIFLAG TEST
RES
COUNT
Bit [15]—ENA → When set to 1, the WDT is enabled. When 0, it is disabled.
Bit [14]—WRST → When set to 1, an internal WDT reset is generated when the WDT
timeout count (COUNT) is reached. When 0, an NMI will be generated once WDT
timeout count is reached and the NMIFLAG bit is 0. If the NMIFLAG bit is 1, an
internal WDT reset is generated when the WDT timeout count is reached.
Bit [13]—RSTFLAG → When set to 1, a WDT timeout event has occurred. This bit may
be cleared by software or by an external reset.
Bit [12]—NMIFLAG → When set to 1, a WDT NMI event has occurred. This bit may
be cleared by software or by an external reset. If this bit is 1 when WDT timeout occurs,
an internal WDT reset is generated regardless of the state of WRST.
Bit [11]—TEST → This bit is reserved for chip test and should be always set to 0.
®
IA211050902-19
UNCONTROLLED WHEN PRINTED OR COPIED
http://www.innovasic.com
Customer Support:
Page 67 of 154
1-888-824-4184
INNOVASIC [ INNOVASIC, INC ]
