欢迎访问ic37.com |
会员登录 免费注册
发布采购

TLD7002-16ES 参数 Datasheet PDF下载

TLD7002-16ES图片预览
型号: TLD7002-16ES
PDF下载: 下载PDF文件 查看货源
内容描述: [The TLD7002-16ES is a 16 channel device with integrated and protected output stages. It is designed to control LEDs with a current up to 76.5 mA as linear current sink (LCS). The power stages can be configured in parallel for higher load currents. Each individual power output stage is configured to a 6-bit current set value stored in the OTP. 16 independent and individual PWM configurations can be set. A high-speed lighting interface is used for device OTP programming, configuration, control and]
分类和应用:
文件页数/大小: 82 页 / 3105 K
品牌: INFINEON [ Infineon ]
 浏览型号TLD7002-16ES的Datasheet PDF文件第60页浏览型号TLD7002-16ES的Datasheet PDF文件第61页浏览型号TLD7002-16ES的Datasheet PDF文件第62页浏览型号TLD7002-16ES的Datasheet PDF文件第63页浏览型号TLD7002-16ES的Datasheet PDF文件第65页浏览型号TLD7002-16ES的Datasheet PDF文件第66页浏览型号TLD7002-16ES的Datasheet PDF文件第67页浏览型号TLD7002-16ES的Datasheet PDF文件第68页  
TLD7002-16ES  
Datasheet  
9 Communication interface  
9.1.11.8  
READ_REG - Read register  
The purpose of the master request frame read register is to access the devices 16-bit registers.  
The data transfer is organized in dedicated frame, containing  
the sync byte, provided by the master  
the address byte, provided by the master  
the MRC_DLC_FUN byte, provided by the master,  
the start address,  
the data words, DLC times words provided by the slave,  
the safety byte (CRC-8), provided by the slave  
the output status bytes, provided by the slave and the  
Acknowledge byte (ACK) provided by the slave.  
The READ_REG frame requires following field configurations:  
DLC[5:3] = n > 0, for the number of words  
FUN[2:0] = 0x5  
The READ_REG frame is shown in Figure 28.  
The read register can access consecutive register depending on the start address and DLC.  
Accessing an invalid address, a DLC or FUN error leads to an invalid frame. Consequently the slave reacts as described  
in Chapter 9.1.11.10.  
Datasheet  
64  
Rev.1.00  
2022-05-03  
 复制成功!