欢迎访问ic37.com |
会员登录 免费注册
发布采购

TC1796 参数 Datasheet PDF下载

TC1796图片预览
型号: TC1796
PDF下载: 下载PDF文件 查看货源
内容描述: 32位单芯片微控制器的TriCore [32-Bit Single-Chip Microcontroller TriCore]
分类和应用: 微控制器
文件页数/大小: 134 页 / 3662 K
品牌: INFINEON [ Infineon ]
 浏览型号TC1796的Datasheet PDF文件第53页浏览型号TC1796的Datasheet PDF文件第54页浏览型号TC1796的Datasheet PDF文件第55页浏览型号TC1796的Datasheet PDF文件第56页浏览型号TC1796的Datasheet PDF文件第58页浏览型号TC1796的Datasheet PDF文件第59页浏览型号TC1796的Datasheet PDF文件第60页浏览型号TC1796的Datasheet PDF文件第61页  
TC1796  
Functional Description  
3.13  
Micro Link Serial Bus Interface (MLI0, MLI1)  
The Micro Link Interface (MLI) is a fast synchronous serial interface that allows to  
exchange data between microcontrollers of the 32-bit AUDO microcontroller family  
without intervention of a CPU or other bus masters. Figure 12 shows how two  
microcontrollers are typically connected together via their MLI interfaces. The MLI  
operates in both microcontrollers as a bus master on the system bus.  
Controller 1  
CPU  
Controller 2  
CPU  
Peripheral  
A
Peripheral  
B
Peripheral  
C
Peripheral  
D
Memory  
MLI  
MLI  
Memory  
System Bus  
System Bus  
MCA05869  
Figure 12  
Features  
Typical Micro Link Interface Connection  
Synchronous serial communication between MLI transmitters and MLI receivers  
located on the same or on different microcontroller devices  
Automatic data transfer/request transactions between local/remote controller  
Fully transparent read/write access supported (= remote programming)  
Complete address range of remote controller available  
Specific frame protocol to transfer commands, addresses and data  
Error control by parity bit  
32-bit, 16-bit, and 8-bit data transfers  
Programmable baud rate:  
– MLI transmitter baud rate: max. fMLI/2 (= 37.5 Mbit/s @ 75 MHz module clock)  
– MLI receiver baud rate: max. fMLI  
Multiple remote (slave) controllers supported  
MLI transmitter and MLI receiver communicate with other off-chip MLI receivers and MLI  
transmitters via a 4-line serial I/O bus each. Several I/O lines of these I/O buses are  
available outside the MLI module kernel as four-line output or input buses.  
Figure 13 shows the functional blocks of the two MLI modules with its interfaces.  
Data Sheet  
57  
V1.0, 2008-04  
 复制成功!