欢迎访问ic37.com |
会员登录 免费注册
发布采购

SAB80C535-N 参数 Datasheet PDF下载

SAB80C535-N图片预览
型号: SAB80C535-N
PDF下载: 下载PDF文件 查看货源
内容描述: 8位CMOS单芯片微控制器 [8-Bit CMOS Single-Chip Microcontroller]
分类和应用: 微控制器外围集成电路装置时钟
文件页数/大小: 56 页 / 669 K
品牌: INFINEON [ Infineon ]
 浏览型号SAB80C535-N的Datasheet PDF文件第29页浏览型号SAB80C535-N的Datasheet PDF文件第30页浏览型号SAB80C535-N的Datasheet PDF文件第31页浏览型号SAB80C535-N的Datasheet PDF文件第32页浏览型号SAB80C535-N的Datasheet PDF文件第34页浏览型号SAB80C535-N的Datasheet PDF文件第35页浏览型号SAB80C535-N的Datasheet PDF文件第36页浏览型号SAB80C535-N的Datasheet PDF文件第37页  
SAB 80C515/80C535  
If all timers are stopped and the A/D converter and the serial interface are not running, the  
maximum power reduction can be achieved. This state is also the test condition for the idle  
mode I (see DC characteristics, note 5).  
CC  
So the user has to take care which peripheral should continue to run and which has to be  
stopped during idle mode. Also the state of all port pins – either the pins controlled by their  
latches or controlled by their secondary functions – depends on the status of the controller  
when entering idle mode.  
Normally the port pins hold the logical state they had at the time idle mode was activated. If  
some pins are programmed to serve their alternate functions they still continue to output during  
idle mode if the assigned function is on. This applies to the compare outputs as well as to the  
clock output signal or to the serial interface in case it cannot finish reception or transmission  
during normal operation. The control signals ALE and PSEN hold at logic high levels (see  
table 5).  
Table 5  
Status of External Pins During Idle and Power-Down Mode  
Last instruction executed from  
internal code memory  
Last instruction executed from  
external code memory  
Outputs  
ALE  
Idle  
Power-down  
Low  
Idle  
Power-down  
Low  
High  
High  
Data  
High  
High  
Float  
PSEN  
Low  
Low  
PORT 0  
PORT 1  
Data  
Float  
Data/alternate  
outputs  
Data/last  
output  
Data/alternate  
outputs  
Data/last  
output  
PORT 2  
PORT 3  
Data  
Data  
Address  
Data  
Data/alternate  
outputs  
Data/last  
output  
Data/alternate  
outputs  
Data/last  
output  
PORT 4  
PORT 5  
Data  
Data  
Data  
Data  
Data  
Data  
Data  
Data  
As in normal operation mode, the ports can be used as inputs during idle mode. Thus a capture  
or reload operation can be triggered, the timers can be used to count external events, and  
external interrupts will be detected.  
The idle mode is a useful feature which makes it possible to "freeze" the processor's status –  
either for a predefined time, or until an external event reverts the controller to normal operation,  
as discussed below. The watchdog timer is the only peripheral which is automatically stopped  
during idle mode. If it were not disabled on entering idle mode, the watchdog timer would reset  
the controller, thus abandoning the idle mode.  
Semiconductor Group  
32  
 复制成功!