欢迎访问ic37.com |
会员登录 免费注册
发布采购

CYW89820 参数 Datasheet PDF下载

CYW89820图片预览
型号: CYW89820
PDF下载: 下载PDF文件 查看货源
内容描述: [The AIROC™ CYW89820 Automotive Bluetooth® & Bluetooth® LE SoC is a Bluetooth® 5.2 core spec compliant device for automotive and industrial applications. Manufactured using the industry's advanced 40 nm CMOS low-power process, the CYW89820 is a highly integrated device which delivers up to 11.5 dBm transmit output power in LE and BR modes and up to 2.5 dBm in EDR mode, reducing the device footprint and the costs associated with implementing Bluetooth® solutions.]
分类和应用:
文件页数/大小: 53 页 / 735 K
品牌: INFINEON [ Infineon ]
 浏览型号CYW89820的Datasheet PDF文件第16页浏览型号CYW89820的Datasheet PDF文件第17页浏览型号CYW89820的Datasheet PDF文件第18页浏览型号CYW89820的Datasheet PDF文件第19页浏览型号CYW89820的Datasheet PDF文件第21页浏览型号CYW89820的Datasheet PDF文件第22页浏览型号CYW89820的Datasheet PDF文件第23页浏览型号CYW89820的Datasheet PDF文件第24页  
AIROC™ Bluetooth® system on chip for automotive applications  
Peripherals  
7.10.2  
Frame synchronization  
The CYW89820 supports both short- and long-frame synchronization in both master and slave modes. In short  
frame synchronization mode, the frame synchronization signal is an active-high pulse at the audio frame rate that  
is a single-bit period in width and is synchronized to the rising edge of the bit clock. The PCGM slave looks for a  
high on the falling edge of the bit clock and expects the first bit of the first slot to start at the next rising edge of  
the clock. In long-frame synchronization mode, the frame synchronization signal is again an active-high pulse at  
the audio frame rate; however, the duration is three bit periods and the pulse starts coincident with the first bit  
of the first slot.  
7.10.3  
Data formatting  
The CYW89820 may be configured to generate and accept several different data formats. For conventional narrow  
band speech mode, the CYW89820 uses 13 of the 16 bits in each PCM frame. The location and order of these 13  
bits can be configured to support various data formats on the PCM interface. The remaining three bits are ignored  
on the input and may be filled with 0s, 1s, a sign bit, or a programmed value on the output. The default format is  
13-bit 2’s complement data, left justified, and clocked MSB first.  
Datasheet  
20  
002-25826 Rev. *G  
2022-09-24  
 复制成功!