欢迎访问ic37.com |
会员登录 免费注册
发布采购

BTS7040-1EPA 参数 Datasheet PDF下载

BTS7040-1EPA图片预览
型号: BTS7040-1EPA
PDF下载: 下载PDF文件 查看货源
内容描述: [PROFET™+2 12V | Automotive Smart High-Side Switch]
分类和应用:
文件页数/大小: 61 页 / 1636 K
品牌: INFINEON [ Infineon ]
 浏览型号BTS7040-1EPA的Datasheet PDF文件第6页浏览型号BTS7040-1EPA的Datasheet PDF文件第7页浏览型号BTS7040-1EPA的Datasheet PDF文件第8页浏览型号BTS7040-1EPA的Datasheet PDF文件第9页浏览型号BTS7040-1EPA的Datasheet PDF文件第11页浏览型号BTS7040-1EPA的Datasheet PDF文件第12页浏览型号BTS7040-1EPA的Datasheet PDF文件第13页浏览型号BTS7040-1EPA的Datasheet PDF文件第14页  
BTS7040-1EPA  
PROFET™ +2 12V  
General Product Characteristics  
Table 5  
Functional Range - Supply Voltage and Temperature1) (continued)  
Parameter  
Symbol  
Values  
Unit Note or  
Test Condition  
Number  
Min. Typ. Max.  
3)  
Upper Extended Supply  
VS(EXT,UP)  
18  
28  
V
P_4.3.0.3  
Voltage Range for Operation  
(parameter  
deviations possible)  
Junction Temperature  
TJ  
-40  
150 °C  
P_4.3.0.5  
1) Not subject to production test - specified by design.  
2) In case of VS voltage decreasing: VS(EXT,LOW),MIN = 3.1 V. In case of VS voltage increasing: VS(EXT,LOW),MIN = 4.1 V.  
3) Protection functions still operative.  
Note:  
Within the functional or operating range, the IC operates as described in the circuit description. The  
electrical characteristics are specified within the conditions given in the Electrical Characteristics  
tables.  
4.4  
Thermal Resistance  
Note:  
This thermal data was generated in accordance with JEDEC JESD51 standards. For more  
information, go to www.jedec.org.  
Table 6  
Thermal Resistance1)  
Parameter  
Symbol  
Values  
Typ.  
3.3  
Unit Note or  
Test Condition  
Number  
Min.  
Max.  
2)  
Thermal Characterization  
Parameter Junction-Top  
ΨJTOP  
5.3  
K/W  
P_4.4.0.1  
P_4.4.0.2  
2)  
Thermal Resistance  
Junction-to-Case  
RthJC  
2.9  
4.7  
K/W  
simulated at  
exposed pad  
2)  
Thermal Resistance  
Junction-to-Ambient  
RthJA  
34.5  
K/W  
P_4.4.0.3  
1) Not subject to production test - specified by design.  
2) According to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; the Product (Chip + Package) was  
simulated on a 76.2 × 114.3 × 1.5 mm board with 2 inner copper layers (2 × 70 µm Cu, 2 × 35 µm Cu). Where applicable  
a thermal via array under the exposed pad contacted the first inner copper layer. Simulation done at TA = 105°C,  
P
DISSIPATION = 1 W.  
Data Sheet  
10  
Rev. 1.10  
2020-12-14  
 复制成功!