欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS932SQ420DGLF 参数 Datasheet PDF下载

ICS932SQ420DGLF图片预览
型号: ICS932SQ420DGLF
PDF下载: 下载PDF文件 查看货源
内容描述: 第二代PCIe 2/3和QPI时钟的Romley的服务器 [PCIE GEN 2/3 & QPI CLOCK FOR ROMLEY-BASED SERVERS]
分类和应用: PC服务器时钟
文件页数/大小: 27 页 / 412 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号ICS932SQ420DGLF的Datasheet PDF文件第6页浏览型号ICS932SQ420DGLF的Datasheet PDF文件第7页浏览型号ICS932SQ420DGLF的Datasheet PDF文件第8页浏览型号ICS932SQ420DGLF的Datasheet PDF文件第9页浏览型号ICS932SQ420DGLF的Datasheet PDF文件第11页浏览型号ICS932SQ420DGLF的Datasheet PDF文件第12页浏览型号ICS932SQ420DGLF的Datasheet PDF文件第13页浏览型号ICS932SQ420DGLF的Datasheet PDF文件第14页  
932SQ420D  
PCIE GEN 2/3 & QPI CLOCK FOR ROMLEY-BASED SERVERS  
Electrical Characteristics - Input/Supply/Common Parameters  
TA = TCOM; Supply Voltage VDD = 3.3 V +/-5%  
PARAMETER  
Ambient Operating  
Temperature  
SYMBOL  
TCOM  
CONDITIONS  
MIN  
0
TYP  
MAX  
70  
UNITS NOTES  
Commmercial range  
°C  
1
Single-ended inputs, except  
VIH  
VIL  
VDD + 0.3  
0.8  
Input High Voltage  
Input Low Voltage  
SMBus, low threshold and tri-  
level inputs  
Single-ended inputs, except  
SMBus, low threshold and tri-  
level inputs  
2
V
1
GND - 0.3  
V
1
1
Single-ended inputs,  
VIN = GND, VIN = VDD  
IIN  
-5  
5
uA  
Single-ended inputs.  
IN = 0 V; Inputs with internal pull-  
Input Current  
V
IINP  
up resistors  
VIN = VDD; Inputs with internal  
-200  
0.7  
200  
uA  
1
pull-down resistors  
Low Threshold Input-  
High Voltage  
Low Threshold Input-  
VIH_FS  
VIL_FS  
3.3 V +/-5%  
VDD + 0.3  
0.35  
V
V
1
1
V
SS - 0.3  
3.3 V +/-5%  
Low Voltage  
Input Frequency  
Pin Inductance  
Fi  
Lpin  
25.00  
MHz  
nH  
2
1
1
1
7
5
5
CIN  
COUT  
Logic Inputs  
pF  
Output pin capacitance  
pF  
Capacitance  
CINX  
X1 & X2 pins  
5
pF  
1
From VDD Power-Up and after  
input clock stabilization or de-  
TSTAB  
Clk Stabilization  
1.8  
ms  
1,2  
assertion of PD# to 1st clock  
Allowable Frequency  
(Triangular Modulation)  
Differential output enable after  
fM ODIN  
tDRVPD  
SS Modulation Frequency  
Tdrive_PD#  
30  
31.500  
33  
kHz  
us  
1
200.000  
300  
1,3  
PD# de-assertion  
Tfall  
tF  
tR  
Fall time of control inputs  
5
5
ns  
ns  
1,2  
1,2  
Trise  
Rise time of control inputs  
VILSMB  
VIHSMB  
VOLSMB  
SMBus Input Low Voltage  
SMBus Input  
High Voltage  
SMBus Output  
Low Voltage  
SMBus Sink Current  
0.8  
V
V
V
1
1
1
VDDSM B  
2.1  
@ IPULLUP  
@ VOL  
0.4  
IPULLUP  
VDDSM B  
4
mA  
V
1
1
Nominal Bus Voltage  
3V to 5V +/- 10%  
2.7  
5.5  
(Max VIL - 0.15) to (Min VIH +  
tRSMB  
tFSMB  
SCLK/SDATA Rise Time  
1000  
ns  
ns  
1
1
1
0.15)  
(Min VIH + 0.15) to (Max VIL -  
SCLK/SDATA Fall Time  
300  
100  
0.15)  
Maximum SMBus operating  
frequency  
SMBus Operating  
Frequency  
fMAXSMB  
kHz  
1Guaranteed by design and characterization, not 100% tested in production.  
2Control input must be monotonic from 20% to 80% of input swing.  
3Time from deassertion until outputs are >200 mV  
IDT® PCIE GEN 2/3 & QPI CLOCK FOR ROMLEY-BASED SERVERS  
10  
932SQ420D  
REV H 042012  
 复制成功!