欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS1893BYI-10LF 参数 Datasheet PDF下载

ICS1893BYI-10LF图片预览
型号: ICS1893BYI-10LF
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3 -V的10Base -T / 100BASE - TX集成PHYceiver [3.3-V 10Base-T/100Base-TX Integrated PHYceiver]
分类和应用:
文件页数/大小: 143 页 / 1665 K
品牌: ICSI [ INTEGRATED CIRCUIT SOLUTION INC ]
 浏览型号ICS1893BYI-10LF的Datasheet PDF文件第108页浏览型号ICS1893BYI-10LF的Datasheet PDF文件第109页浏览型号ICS1893BYI-10LF的Datasheet PDF文件第110页浏览型号ICS1893BYI-10LF的Datasheet PDF文件第111页浏览型号ICS1893BYI-10LF的Datasheet PDF文件第113页浏览型号ICS1893BYI-10LF的Datasheet PDF文件第114页浏览型号ICS1893BYI-10LF的Datasheet PDF文件第115页浏览型号ICS1893BYI-10LF的Datasheet PDF文件第116页  
ICS1893BY-10 Data Sheet - Release  
Chapter 8 Pin Diagram, Listings, and Descriptions  
8.3.4.3 MAC/Repeater Interface Pins for 10M Serial Interface  
Table 8-7 lists the MAC/Repeater Interface pin descriptions for the 10M Serial Interface.  
Table 8-7. MAC/Repeater Interface Pins: 10M Serial Interface  
MII Pin  
Name  
100M  
Symbol  
Pin  
Pin  
No.  
Pin  
Type  
Pin Description  
Name  
COL  
10COL  
10CRS  
MDC  
49  
50  
31  
30  
38  
Output 10M (Serial Interface) Collision (Detect).  
This pin’s description is the same as that given in Table 8-5.  
CRS  
Output 10M (Serial Interface) Carrier Sense.  
This pin’s description is the same as that given in Table 8-5.  
MDC  
MDIO  
RXCLK  
Input  
Management Data Clock.  
This pin’s description is the same as that given in Table 8-5.  
MDIO  
Input/ Management Data Input/Output.  
Output This pin’s description is the same as that given in Table 8-5.  
10RCLK  
Output 10M Receive Clock.  
In 10M Serial mode, the ICS1893BY-10 sources the 10RCLK to  
its MAC/repeater Interface. The 10RCLK synchronizes the data  
on the 10RD0 pin between the ICS1893BY-10 and the  
MAC/repeater.  
The 10RCLK frequency is 10 MHz.  
The ICS1893BY-10 generates 10RCLK from the MDI data  
stream using a digital PLL. When the MDI data stream  
terminates, the PLL continues to operate, synchronously  
referenced to the last packet received.  
The ICS1893BY-10 switches between clock sources during  
the period between when 10CRS is being asserted and  
10RXDV is being asserted. While the ICS1893BY-10 locks  
onto the incoming data stream, a clock phase change of up  
to 360 degrees can occur.  
The 10RCLK aligns once per packet.  
Note: The signal on the 10RCLK pin is conditioned by the  
RXTRI pin.  
RXD0  
10RD  
35  
10M (Serial Interface) Receive Data 0.  
This pin’s description is the same as that given in Table 8-5.  
RXD1  
RXD2  
RXD3  
34  
33  
32  
No  
Receive Data 1–3.  
Connect For the 10M Serial Interface, these pins are a no connect. For  
more information, see Table 5-2.  
ICS1893BY-10 Rev A 3/24/04  
March, 2004  
Copyright © 2004, Integrated Circuit Systems, Inc.  
All rights reserved.  
112  
 复制成功!