欢迎访问ic37.com |
会员登录 免费注册
发布采购

853054AL 参数 Datasheet PDF下载

853054AL图片预览
型号: 853054AL
PDF下载: 下载PDF文件 查看货源
内容描述: 4 : 1 ,差分至3.3V或2.5V LVPECL / ECL时钟多路复用器 [4:1, DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER]
分类和应用: 复用器时钟
文件页数/大小: 15 页 / 205 K
品牌: ICS [ INTEGRATED CIRCUIT SYSTEMS ]
 浏览型号853054AL的Datasheet PDF文件第2页浏览型号853054AL的Datasheet PDF文件第3页浏览型号853054AL的Datasheet PDF文件第4页浏览型号853054AL的Datasheet PDF文件第5页浏览型号853054AL的Datasheet PDF文件第6页浏览型号853054AL的Datasheet PDF文件第7页浏览型号853054AL的Datasheet PDF文件第8页浏览型号853054AL的Datasheet PDF文件第9页  
PRELIMINARY
Integrated
Circuit
Systems, Inc.
ICS853054
4:1, D
IFFERENTIAL
-
TO
-3.3V
OR
2.5V
LVPECL/ECL C
LOCK
M
ULTIPLEXER
F
EATURES
High speed 4:1 differential multiplexer
One differential 3.3V or 2.5V LVPECL output
Four selectable differential PCLK, nPCLK inputs
PCLKx, nPCLKx pairs can accept the following
differential input levels: LVPECL, LVDS, CML, SSTL
Maximum output frequency: 3.2GHz
Translates any single ended input signal to
LVPECL levels with resistor bias on nPCLKx input
Part-to-part skew: TBD
Propagation delay: 465ps (typical)
Additive phase jitter, RMS: 0.238ps (typical)
LVPECL mode operating voltage supply range:
V
CC
= 2.375V to 3.465V, V
EE
= 0V
ECL mode operating voltage supply range:
V
CC
= 0V, V
EE
= -3.465V to -2.375V
-40°C to 85°C ambient operating temperature
Available in both standard and lead-free RoHS-compliant
packages
G
ENERAL
D
ESCRIPTION
The ICS853054 is an 4:1 Differential-to-3.3V or
2.5V LVPECL/ECL Clock Multiplexer which
HiPerClockS™
can operate up to 2.5GHz and is a member of
the HiPerClockS™ family of High Performance
Clock Solutions from ICS. The ICS853054 has 4
selectable differential clock inputs. The PCLKx, nPCLKx in-
put pairs can accept LVPECL, LVDS, CML or SSTL levels.
The fully differential architecture and low propagation
delay make it ideal for use in clock distribution circuits. The
select pins have internal pulldown resistors. The SEL1 pin is
the most significant bit and the binary number applied to the
select pins will select the same numbered data input (i.e., 00
selects PCLK0, nPCLK0).
IC
S
B
LOCK
D
IAGRAM
PCLK0
nPCLK0
PCLK1
nPCLK1
PCLK2
nPCLK2
PCLK3
nPCLK3
00
P
IN
A
SSIGNMENT
PCLK0
nPCLK0
PCLK1
nPCLK1
V
CC
SEL0
SEL1
V
EE
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC
Q
nQ
V
EE
nPCLK3
PCLK3
nPCLK2
PCLK2
01
Q
nQ
10
ICS853054
16-Lead TSSOP
4.4mm x 5.0mm x 0.92mm package body
G Package
Top View
11
SEL1
SEL0
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial
product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.
853054AG
www.icst.com/products/hiperclocks.html
REV. A JANUARY 5, 2006
1