欢迎访问ic37.com |
会员登录 免费注册
发布采购

IC-MLEVALML1D 参数 Datasheet PDF下载

IC-MLEVALML1D图片预览
型号: IC-MLEVALML1D
PDF下载: 下载PDF文件 查看货源
内容描述: 霍尔位置传感器/编码器 [HALL Position Sensor / Encoder]
分类和应用: 传感器编码器
文件页数/大小: 17 页 / 327 K
品牌: ICHAUS [ IC-HAUS GMBH ]
 浏览型号IC-MLEVALML1D的Datasheet PDF文件第1页浏览型号IC-MLEVALML1D的Datasheet PDF文件第2页浏览型号IC-MLEVALML1D的Datasheet PDF文件第3页浏览型号IC-MLEVALML1D的Datasheet PDF文件第5页浏览型号IC-MLEVALML1D的Datasheet PDF文件第6页浏览型号IC-MLEVALML1D的Datasheet PDF文件第7页浏览型号IC-MLEVALML1D的Datasheet PDF文件第8页浏览型号IC-MLEVALML1D的Datasheet PDF文件第9页  
iC-ML
HALL Position Sensor / Encoder
Rev A3, Page 4/17
ELECTRICAL CHARACTERISTICS
Operating conditions: VDD = 5 V ±10 % , Tj = -40 ... 125 °C, unless otherwise noted
Item
No.
001
002
003
004
005
101
102
103
104
105
106
107
Symbol
Parameter
Conditions
Min.
VDD
I(VDD)
I(VDD)sb
Supply voltage
Supply current
Standby supply current
open pins, normal operation
open pins, power reduction mode (PRM)
NEN = VDD
VDD > 4 V, see Fig. 9
VDD < 2.6 V
20
10
10
50
1.28
0.7
-0.2
-0.2
-3
400
0.2
0.2
3
100
4.5
Typ.
5
14
7
Max.
5.5
20
10
200
V
mA
mA
µA
µs
µs
kA/m
mm
mm
mm
mm
DEG
µm
Unit
General
td(VDD)on Turn on delay
td(VDD)off Turn off delay
Hext
psens
ysens
xdis
ydis
Φdis
hsens
Hall sensor array
Requiered external magnetic field at chip surface
strength
Hall sensor array pitch
Hall sensor array distance to
center of die
Lateral displacement of chip to
package
Vertical displacement of chip to
package
see Fig. 1
see Fig. 1
in TSSOP20 package, see Fig. 2
in TSSOP20 package, see Fig. 2
Angular displacement of chip with in TSSOP20 package, see Fig. 2
reference to package
Distance chip surface to top of
package
Offset voltage
Temperatur coefficient of offset
voltage
Output mean value
Amplitude ratio of SIN / COS
Cut off frequency
Settling time
Gain output voltage
Sine/Cosine amplitude
Relative angular error
Oscillator frequency
Temperature coefficient of oscilla-
tor frequency
Converter hysteresis
Threshold voltage high
Threshold voltage low
Open circuit voltage
Input resistance
Threshold voltage high
Threshold voltage low
Hysteresis
Pull-up current
Saturation voltage high
Saturation voltage low
Rise time
Vt()hys = Vt()hi - Vt()lo
V() = 0...VDD - 1 V
Vs()hi = VDD - V(), I() = -4 mA
I() = 4 mA
CL() = 50 pF
V()ampl = V()max - Vdc
with reference to one periode, see Fig. 3
to 70 % amplitude, Hext = 40 kA/m
in TSSOP20 package, see Fig. 2
Signal conditioning
201
202
203
204
205
206
207
208
301
302
303
304
401
402
403
404
501
502
503
504
601
602
603
Voff
TC(Voff)
Vdc
Ratio
fhc
t()settle
V()gain
V()ampl
AArel
f(OSC)
TC(OSC)
hys
Vt()hi
Vt()lo
V0()
Ri()
Vt()hi
Vt()lo
Vt()hys
Ipu()
Vs()hi
Vs()lo
tr()
on output, with external magnetic field ampli-
tude of 20 kA/m
-50
-50
45
0.95
50
1.00
20
80
0.05
0.9
-20
200
256
-0.1
1
60
25
43
45
150
78
40
57
450
2
0.8
300
-240
-120
-25
0.4
0.4
60
1.0
150
4.0
1.1
20
300
50
50
55
1.05
kHz
µs
V
V
%
kHz
%/K
LSB
% VDD
% VDD
% VDD
kΩ
V
V
mV
µA
V
V
ns
mV
µV/K
%VDD
Sine-to-digital converter
Configuration inputs CFG1, CFG2, CFG3
Enable input NEN
Digital outputs: A, B, C, D