IBMN325164CT3
IBMN325404CT3
IBMN325804CT3
256Mb Synchronous DRAM - Die Revision B
Preliminary
Burst Read with Auto-Precharge
(Burst Length = 2, CAS Latency = 2, 3)
T5 T6 T7 T8
T0
T1
T2
T3
T4
CK
READ A
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
COMMAND
Auto-Precharge
t
‡
RP
CAS latency = 2
*
tCK2, DQs
DOUT A
DOUT A
t
0
1
‡
RP
CAS latency = 3
*
tCK3, DQs
DOUT A
DOUT A
0
1
Begin Auto-precharge
Bank can be reactivated at completion of t
.
RP
*
‡ t is a function of clock cycle time and speed sort.
See the Clock Frequency and Latency table.
RP
Burst Read with Auto-Precharge
(Burst Length = 4, CAS Latency = 2, 3)
T0
T1
T2
T3
T4
T5
T6
T7
T8
CK
READ A
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
COMMAND
Auto-Precharge
tRP‡
CAS latency = 2
*
tCK2, DQs
DOUT A
DOUT A
DOUT A
DOUT A
DOUT A
DOUT A
3
0
1
0
2
tRP‡
CAS latency = 3
*
tCK3, DQs
DOUT A
DOUT A
1
2
3
Bank can be reactivated at completion of t
.
RP
*
‡ t is a function of clock cycle time and speed sort.
Begin Auto-precharge
RP
See the Clock Frequency and Latency table.
©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
06K0608.F39375A
10/00
Page 18 of 66