IBMN325164CT3
IBMN325404CT3
IBMN325804CT3
256Mb Synchronous DRAM - Die Revision B
Preliminary
Read Interrupted by a Write
To interrupt a burst read with a Write Command, DQM may be needed to place the DQs (output drivers) in a
high impedance state to avoid data contention on the DQ bus. If a Read Command will issue data on the first
or second clocks cycles of the write operation, DQM is needed to insure the DQs are tri-stated. After that
point the Write Command will have control of the DQ bus.
Minimum Read to Write Interval
(Burst Length = 4, CAS latency = 2, 3)
T0
T1
T2
T3
T4
T5
T6
T7
T8
CK
DQM high for CAS latency = 2 only.
Required to mask first bit of READ data.
DQM
NOP
READ A
WRITE A
NOP
NOP
NOP
NOP
NOP
NOP
COMMAND
CAS latency = 2
DIN A
DIN A
DIN A
DIN A
DIN A
DIN A
DIN A
DIN A
0
1
1
2
3
tCK2, DQs
CAS latency = 3
0
2
3
tCK3, DQs
: “H” or “L”
©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
06K0608.F39375A
10/00
Page 12 of 66