欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBMB3N16644JCB-75AT 参数 Datasheet PDF下载

IBMB3N16644JCB-75AT图片预览
型号: IBMB3N16644JCB-75AT
PDF下载: 下载PDF文件 查看货源
内容描述: [Synchronous DRAM Module, 16MX64, 5.4ns, CMOS, DIMM-168]
分类和应用: 时钟动态存储器内存集成电路
文件页数/大小: 18 页 / 315 K
品牌: IBM [ IBM ]
 浏览型号IBMB3N16644JCB-75AT的Datasheet PDF文件第2页浏览型号IBMB3N16644JCB-75AT的Datasheet PDF文件第3页浏览型号IBMB3N16644JCB-75AT的Datasheet PDF文件第4页浏览型号IBMB3N16644JCB-75AT的Datasheet PDF文件第5页浏览型号IBMB3N16644JCB-75AT的Datasheet PDF文件第7页浏览型号IBMB3N16644JCB-75AT的Datasheet PDF文件第8页浏览型号IBMB3N16644JCB-75AT的Datasheet PDF文件第9页浏览型号IBMB3N16644JCB-75AT的Datasheet PDF文件第10页  
IBMB3N16644JCB
IBMB3N16734JCB
16M x 64/72 One-Bank Unbuffered SDRAM Module
Preliminary
Serial Presence Detect
Byte #
0
1
2
3
4
5
6-7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
1.
2.
3.
4.
5.
6.
7.
8.
(Part 1 of 2)
SPD Entry Value
128
256
SDRAM
12
10
1
16M x 64
16M x 72
x64
x72
LVTTL
7.5ns
5.4ns
Non-Parity
ECC
SR/1x(15.625us)
x8
N/A
x8
1 Clock
1,2,4,8
4
2, 3
0
0
Unbuffered
Wr-1/Rd Burst, Precharge All,
Auto-Precharge, V
DD
+/- 10%
15.0ns
9.0ns
N/A
N/A
20ns
15ns
20ns
45ns
Serial PD Data Entry
(Hexadecimal)
80
08
04
0C
0A
01
4000
4800
01
75
54
00
02
80
08
00
08
01
0F
04
06
01
01
00
0E
F0
Notes
Description
Number of Serial PD Bytes Written during Production
Total Number of Bytes in Serial PD device
Fundamental Memory Type
Number of Row Addresses on Assembly
Number of Column Addresses on Assembly
Number of DIMM Banks
Data Width of Assembly
Voltage Interface Level of this Assembly
SDRAM Device Cycle Time at CL=3
SDRAM Device Access Time from Clock at CL=3
16M x 64
DIMM Configuration Type
16 M x 72
Refresh Rate/Type
Primary SDRAM Device Width
16M x 64
16M x 72
SDRAM Device Attr: Min Clk Delay, Random Col Access
Error Checking SDRAM Device Width
SDRAM Device Attributes: Burst Lengths Supported
SDRAM Device Attributes: Number of Device Banks
SDRAM Device Attributes: CAS Latencies Supported
SDRAM Device Attributes: CS Latency
SDRAM Device Attributes: WE Latency
SDRAM Module Attributes
SDRAM Device Attributes: General
Minimum Clock Cycle at CL=2
Maximum Data Access Time (t
AC
) from Clock at CL=2
Minimum Clock Cycle Time at CL=1
Maximum Data Access Time (t
AC
) from Clock at CL=1
Minimum Row Precharge Time (t
RP
)
Minimum Row Active to Row Active delay (t
RRD
)
Minimum RAS to CAS delay (t
RCD
)
Minimum RAS Pulse width (t
RAS
)
90
00
00
14
0F
14
2D
See the AC output load circuit in the AC Characteristics section below
cc = Checksum Data byte, 00-FF (Hex)
“MM” = Alphanumeric revision code, A-Z, 0-9
mm= ASCII coded revision code byte “MM”
yy = Binary coded decimal year code, 00-99 (Decimal) 00-63 (Hex)
ww = Binary coded decimal week code, 01-52 (Decimal) 01-34 (Hex)
ss = Serial number data byte, 00-FF (Hex)
For PC-100 applications only.
©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
75H2785.H42054
11/00
Page 6 of 18