欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM3229P2035 参数 Datasheet PDF下载

IBM3229P2035图片预览
型号: IBM3229P2035
PDF下载: 下载PDF文件 查看货源
内容描述: [Packet Routing Switch, CMOS, CBGA360, 25 X 25 MM, CERAMIC, BGA-360]
分类和应用: 电信电信集成电路
文件页数/大小: 154 页 / 1172 K
品牌: IBM [ IBM ]
 浏览型号IBM3229P2035的Datasheet PDF文件第1页浏览型号IBM3229P2035的Datasheet PDF文件第2页浏览型号IBM3229P2035的Datasheet PDF文件第4页浏览型号IBM3229P2035的Datasheet PDF文件第5页浏览型号IBM3229P2035的Datasheet PDF文件第6页浏览型号IBM3229P2035的Datasheet PDF文件第7页浏览型号IBM3229P2035的Datasheet PDF文件第8页浏览型号IBM3229P2035的Datasheet PDF文件第9页  
IBM3229P2035  
Advance  
IBM Packet Routing Switch Serial Interface Converter  
Contents  
List of Figures ................................................................................................................ 8  
List of Tables ................................................................................................................ 10  
1. General Information .................................................................................................. 13  
1.1 Features ......................................................................................................................................... 13  
1.2 Description .................................................................................................................................... 13  
2. Converter Ingress/Egress Data Flow ...................................................................... 15  
2.1 Ingress Data Flow ......................................................................................................................... 15  
2.1.1 Protocol Engine (PE) Ingress Interface ................................................................................. 15  
2.1.2 Ingress Packet Reshuffling .................................................................................................... 15  
2.1.3 Ingress Receive FIFO ............................................................................................................ 15  
2.1.4 Ingress Data Aligned Serial Link Interface (IDI) .................................................................... 15  
2.1.5 Data Aligned Serial Link (DASL) Port Serializer .................................................................... 16  
2.1.6 Egress Data Flow .................................................................................................................. 16  
2.1.7 Data Aligned Serial Link (DASL) Port Deserializer ................................................................ 16  
2.1.8 Egress Data Aligned Serial Link Interface (EDI) .................................................................... 16  
2.1.9 Egress FIFO .......................................................................................................................... 16  
2.1.10 Egress Path Selection ......................................................................................................... 16  
2.1.11 Egress Transmit Framing .................................................................................................... 16  
2.1.12 Protocol Engine (PE) Egress Interface ................................................................................ 17  
3. Functional Description ............................................................................................. 18  
3.1 Data Interface Between IBM Packet Routing Switch Serial Interface Converter and  
Protocol Engine ............................................................................................................................. 19  
3.2 Functional Overview ..................................................................................................................... 19  
3.2.1 Ingress Interface .................................................................................................................... 20  
3.2.1.1 Bus Protocol ................................................................................................................... 20  
3.2.1.2 Ingress Operation and Timing ........................................................................................ 21  
3.2.2 Egress Interface .................................................................................................................... 24  
3.2.2.1 Bus Protocol ................................................................................................................... 24  
3.2.2.2 Egress Operation and Timing ......................................................................................... 26  
3.2.3 TXFULL Timing ..................................................................................................................... 26  
3.3 Packet Reshuffling ........................................................................................................................ 27  
3.3.1 Ingress Receive Logical Unit Framing ................................................................................... 27  
3.3.1.1 Header Bytes Reshuffling ............................................................................................... 27  
3.3.1.2 Input/Output Packet Format ........................................................................................... 27  
3.3.1.3 Port Addressing .............................................................................................................. 29  
3.3.2 Nested TxPause Extraction ................................................................................................... 29  
3.3.3 Ingress Packets for IBFC ....................................................................................................... 30  
3.3.4 Egress Packet Formatter ....................................................................................................... 32  
3.3.4.1 Building the Egress Packet Qualifier Byte ...................................................................... 33  
3.4 Packet Buffering ............................................................................................................................ 35  
3.4.1 X and Y Path Receive FIFO (RXFIFO) .................................................................................. 35  
3.4.2 X/Y Path Transmit FIFO (TXFIFO) ........................................................................................ 35  
3.5 Path Selection Block ..................................................................................................................... 35  
prssi.02TOC.fm  
March 1, 2001  
Page 3 of 154  
 复制成功!