Preliminary
PowerPC 405EP Embedded Processor Data Sheet
If your system-level test methodology permits, input-only signals can be connected together and terminated
through either a common resistor or directly to +3.3V or GND. When a resistor is used, its value must ensure
that the grouped I/Os reach a valid logic zero or logic one state when accounting for the total input current into
the PPC405EP.
Unused I/Os
Strapping of some pins may be necessary when they are unused. Although the PPC405EP requires only the
pull-up and pull-down terminations as specified in the “Signal Functional Description” on page 33, good
design practice is to terminate all unused inputs or to configure I/Os such that they always drive. If unused,
the peripheral, SDRAM, and PCI buses should be configured and terminated as follows:
• Peripheral interface—PerAddr03:31, PerData00:15, and all of the control signals are driven by default.
Terminate PerReady high.
• SDRAM—Program SDRAM0_CFG[EMDULR]=1 and SDRAM0_CFG[DCE]=1. This causes the
PPC405EP to actively drive all of the SDRAM address, data, and control signals.
• PCI—The PCI pull-up requirements given in the Signal Functional Description apply only when the PCI
interface is being used. When the PCI bridge is unused, configure the PCI controller to park on the bus
and actively drive PCIAD31:00, PCIC3:0/BE3:0, and the remaining PCI control signals by doing the
following:
- Strap the PPC405EP to disable the internal PCI arbiter.
- Individually connect PCISErr, PCIPErr, PCITRDY, and PCIStop through 3.3kΩ resistors to +3.3V.
- Terminate PCIReq1:2 to +3.3V.
- Terminate PCIReq0/Gnt to GND.
For selected interfaces, it is possible to turn off input receivers for some or all of the signals on that interface.
Control for this receiver gating is in register CPC0_CR1. When this gating capability is applied to unused
signals, it is not necessary to strap them. Refer to the PowerPC 405EP Embedded Processor User’s Manual
for details.
External Bus Control Signals
All peripheral bus control signals (PerCS0:4, PerR/W, PerWBE0:1, PerOE, PerWE, PerBLast) are set to the
high-impedance state when ExtReset=0. In addition, as detailed in the PowerPC 405EP Embedded
Processor User’s Manual, the peripheral bus controller can be programmed via EBC0_CFG to float some of
these control signals between transactions. As a result, a pull-up resistor should be added to those control
signals where an undriven state may affect any devices receiving that particular signal.
The following table lists all of the I/O signals provided by the PPC405EP. Please refer to “Signals Listed
Alphabetically” on page 13 for the pin number to which each signal is assigned.
Page 32 of 52
6/9/03
IBM [ IBM ]
