欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM0612804GT3B-8N 参数 Datasheet PDF下载

IBM0612804GT3B-8N图片预览
型号: IBM0612804GT3B-8N
PDF下载: 下载PDF文件 查看货源
内容描述: [DDR DRAM, 16MX8, 0.8ns, CMOS, PDSO66, 0.400 INCH, PLASTIC, TSOP2-66]
分类和应用: 动态存储器双倍数据速率光电二极管内存集成电路
文件页数/大小: 79 页 / 1362 K
品牌: IBM [ IBM ]
 浏览型号IBM0612804GT3B-8N的Datasheet PDF文件第36页浏览型号IBM0612804GT3B-8N的Datasheet PDF文件第37页浏览型号IBM0612804GT3B-8N的Datasheet PDF文件第38页浏览型号IBM0612804GT3B-8N的Datasheet PDF文件第39页浏览型号IBM0612804GT3B-8N的Datasheet PDF文件第41页浏览型号IBM0612804GT3B-8N的Datasheet PDF文件第42页浏览型号IBM0612804GT3B-8N的Datasheet PDF文件第43页浏览型号IBM0612804GT3B-8N的Datasheet PDF文件第44页  
IBM0612404GT3B  
IBM0612804GT3B  
128Mb Double Data Rate Synchronous DRAM  
Advance Rev 0.2  
Write to Precharge: Non-Interrupting (Burst Length = 4)  
Maximum DQSS  
T1  
T2  
T3  
T4  
T5  
T6  
CK  
CK  
Write  
NOP  
NOP  
NOP  
NOP  
PRE  
Command  
t
WR  
BA (a or all)  
BA a, COL b  
Address  
t
t
(max)  
RP  
DQSS  
DQS  
DQ  
DI a-b  
DM  
Minimum DQSS  
T1  
T2  
T3  
T4  
T5  
T6  
CK  
CK  
Write  
NOP  
NOP  
NOP  
NOP  
PRE  
Command  
t
WR  
BA (a or all)  
BA a, COL b  
Address  
t
RP  
t
(min)  
DQSS  
DQS  
DQ  
DI a-b  
DM  
DI a-b = data in for bank a, column b.  
3 subsequent elements of data in are applied in the programmed order following DI a-b.  
A non-interrupted burst is shown.  
t
is referenced from the first positive CK edge after the last data in pair.  
WR  
Don’t Care  
A10 is Low with the Write command (Auto Precharge is disabled).  
©IBM Corporation. All rights reserved.  
Use is further subject to the provisions at the end of this document.  
06K0566.F39350  
5/00  
Page 40 of 79  
 复制成功!