欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM0364804PT3B-360 参数 Datasheet PDF下载

IBM0364804PT3B-360图片预览
型号: IBM0364804PT3B-360
PDF下载: 下载PDF文件 查看货源
内容描述: [Synchronous DRAM, 8MX8, 6ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54]
分类和应用: 时钟动态存储器光电二极管内存集成电路
文件页数/大小: 72 页 / 1201 K
品牌: IBM [ IBM ]
 浏览型号IBM0364804PT3B-360的Datasheet PDF文件第15页浏览型号IBM0364804PT3B-360的Datasheet PDF文件第16页浏览型号IBM0364804PT3B-360的Datasheet PDF文件第17页浏览型号IBM0364804PT3B-360的Datasheet PDF文件第18页浏览型号IBM0364804PT3B-360的Datasheet PDF文件第20页浏览型号IBM0364804PT3B-360的Datasheet PDF文件第21页浏览型号IBM0364804PT3B-360的Datasheet PDF文件第22页浏览型号IBM0364804PT3B-360的Datasheet PDF文件第23页  
Discontinued (8/99 - last order; 12/99 - last ship)  
IBM0364804 IBM0364164  
IBM0364404 IBM03644B4  
64Mb Synchronous DRAM - Die Revision B  
Burst Stop Command  
Once a burst read or write operation has been initiated, there exist several methods in which to terminate the  
burst operation prematurely. These methods include using another Read or Write Command to interrupt an  
existing burst operation or using a Precharge Command to interrupt a burst cycle and close the active bank.  
When interrupting a burst with another Read or Write Command care must be taken to avoid DQ contention.  
If the burst length is full page, the Burst Stop Command may also be used to terminate the existing burst  
operation but leave the bank open for future Read or Write Commands to the same page of the active bank.  
Use of the Burst Stop Command during other burst length operations is illegal. The Burst Stop Command is  
defined by having RAS and CAS high with CS and WE low at the rising edge of the clock.  
When using the Burst Stop Command during a burst read cycle, the data DQs go to a high impedance state  
after a delay which is equal to the CAS Latency set in the Mode Register.  
Termination of a Burst Read Operation  
(Burst Length = Full Page, CAS Latency = 2, 3)  
T0  
T1  
T2  
T3  
T4  
T5  
T6  
T7  
T8  
CLK  
Burst  
Stop  
READ A  
NOP  
NOP  
NOP  
NOP  
NOP  
NOP  
NOP  
COMMAND  
The burst ends after a delay equal to the CAS latency.  
DOUT A3  
CAS latency = 2  
DOUT A0  
DOUT A1  
DOUT A0  
DOUT A2  
DOUT A1  
tCK2, DQs  
CAS latency = 3  
DOUT A2  
DOUT A3  
tCK3, DQs  
If a Burst Stop Command is issued during a full page burst write operation, then any residual data from the  
burst write cycle will be ignored. Data that is presented on the DQ pins before the Burst Stop Command is  
registered will be written to the memory.  
Termination of a Burst Write Operation  
(Burst Length = Full Page, CAS Latency = 2, 3)  
T0  
T1  
T2  
T3  
T4  
T5  
T6  
T7  
T8  
CLK  
Burst  
NOP  
WRITE A  
DIN A0  
NOP  
NOP  
NOP  
NOP  
NOP  
NOP  
COMMAND  
Stop  
CAS latency = 2,3  
don’t care  
DIN A1  
DIN A2  
DQs  
Input data for the Write is masked.  
©IBM Corporation. All rights reserved.  
Use is further subject to the provisions at the end of this document.  
19L3264.E35855A  
1/28/99  
 复制成功!