Discontinued (12/98 - last order; 9/99 last ship)
IBM0316409C IBM0316809C IBM0316169C
IBM03164B9C
16Mb Synchronous DRAM-Die Revision D
Clock Frequency and Latency
Symbol
fCK
tCK
Parameter
-80
-360
-10
66
15
2
Units
MHz
ns
Clock Frequency
Clock Cycle Time
CAS Latency
125
8
83
12
2
100
10
3
66
15
2
100
10
3
33
30
1
tAA
3
CLK
CLK
CLK
CLK
CLK
CLK
CLK
CLK
CLK
CLK
CLK
CLK
CLK
CLK
tRCD
tRL
RAS to CAS Delay
3
2
2
2
3
2
1
RAS Latency
6
4
5
4
6
4
2
tRC
Bank Cycle Time
9
6
7
6
9
6
3
tRAS
tRP
Minimum Bank Active Time
Precharge Time
6
4
5
4
6
4
2
3
2
2
2
3
2
1
tDPL
tDAL
tRRD
tCCD
tWL
Data In to Precharge
Data In to Active/Refresh
Bank to Bank Delay Time
CAS to CAS Delay Time
Write Latency
1
1
2
1
1
1
1
4
3
4
3
4
3
2
2
2
2
2
2
2
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
tDQW
tDQZ
tCSL
DQM Write Mask Latency
DQM Data Disable Latency
Clock Suspend Latency
0
0
0
0
0
0
0
2
2
2
2
2
2
2
1
1
1
1
1
1
1
©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
08J3348.E35853
5/98
Page 51 of 120
IBM [ IBM ]
