HT48R063/064/065/066/0662/067
The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable
continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller
is in after a particular reset occurs. The following table describes how each type of reset affects each of the
microcontroller internal registers.
Power-on
Reset
RES or LVR
Reset
WDT Time-out
WDT Time-out
(Idle/Sleep)
Register
(Normal Operation)
PCL
MP0
MP1
MP0
MP1
BP
0 0 0 0 0 0 0 0
1 x x x x x x x
1 x x x x x x x
x x x x x x x x
x x x x x x x x
- - - - - - - 0
x x x x x x x x
x x x x x x x x
- - x x x x x x
- x x x x x x x
x x x x x x x x
- - - - - 1 1 1
- - 0 0 x x x x
- 0 0 0 0 0 0 0
- - - 0 - - - 0
- - 0 - - - 0 -
- 0 - 0 - 0 - 0
x x x x x x x x
0 0 0 0 1 0 0 0
x x x x x x x x
0 0 0 0 1 - - -
x x x x x x x x
0 0 - 0 1 0 0 0
1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1
0 0 0 0 0 0 0 0
- 0 0 0 0 0 0 0
- - 1 1 1 1 1 1
- - 1 1 1 1 1 1
- - 0 0 0 0 0 0
0 0 0 0 0 0 0 0
1 u u u u u u u
1 u u u u u u u
u u u u u u u u
u u u u u u u u
- - - - - - - 0
u u u u u u u u
u u u u u u u u
- - u u u u u u
- u u u u u u u
u u u u u u u u
- - - - - 1 1 1
- - u u u u u u
- 0 0 0 0 0 0 0
- - - 0 - - - 0
- - 0 - - - 0 -
- 0 - 0 - 0 - 0
x x x x x x x x
0 0 0 0 1 0 0 0
x x x x x x x x
0 0 0 0 1 - - -
x x x x x x x x
0 0 - 0 1 0 0 0
1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1
0 0 0 0 0 0 0 0
- 0 0 0 0 0 0 0
- - 1 1 1 1 1 1
- - 1 1 1 1 1 1
- 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
1 u u u u u u u
1 u u u u u u u
u u u u u u u u
u u u u u u u u
- - - - - - - 0
u u u u u u u u
u u u u u u u u
- - u u u u u u
- u u u u u u u
u u u u u u u u
- - - - - 1 1 1
- - 1 u u u u u
- 0 0 0 0 0 0 0
- - - 0 - - - 0
- - 0 - - - 0 -
- 0 - 0 - 0 - 0
x x x x x x x x
0 0 0 0 1 0 0 0
x x x x x x x x
0 0 0 0 1 - - -
x x x x x x x x
0 0 - 0 1 0 0 0
1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1
0 0 0 0 0 0 0 0
- 0 0 0 0 0 0 0
- - 1 1 1 1 1 1
- - 1 1 1 1 1 1
- 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
1 u u u u u u u
1 u u u u u u u
u u u u u u u u
u u u u u u u u
- - - - - - - u
u u u u u u u u
u u u u u u u u
- - u u u u u u
- u u u u u u u
u u u u u u u u
- - - - - u u u
- - 1 1 u u u u
- u u u u u u u
- - - u - - - u
- - u - - - u -
- u - u - u - u
u u u u u u u u
u u u u u u u u
u u u u u u u u
u u u u u - - -
u u - u u u u u
u u u u u u u u
u u u u u u u u
u u u u u u u u
u u u u u u u u
- u u u u u u u
- - u u u u u u
- - u u u u u u
- - u u u u u u
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
ACC
TBLP
·
·
·
·
·
·
·
·
·
·
TBLH
·
·
·
·
·
·
·
WDTS
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
STATUS
INTC0
INTC1
·
·
·
·
·
·
·
·
·
·
·
·
TMR0
TMR0C
TMR1
TMR1C
TMR2
TMR2C
PA
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
·
PAC
PAWK
PAPU
PB
PBC
PBPU
Rev. 1.10
33
June 9, 2009