HT48R063/064/065/066/0662/067
·
W
D
T
T
i
m
e
-
o
u
t
RES Pin Reset
This type of reset occurs when the microcontroller is
already running and the RES pin is forcefully pulled
low by external hardware such as an external switch.
In this case as in the case of other reset, the Program
Counter will reset to zero and program execution initi-
ated from this point.
t
S
S
T
I
n
t
e
r
n
a
l
R
e
s
e
t
WDT Time-out Reset during Idle/Sleep
Timing Chart
Note: The tSST can be chosen to be either 1024 or 2
clock cycles via configuration option if the sys-
tem clock source is provided by ERC or HIRC.
The SST is 1024 for HXT or LXT.
0
.
D
9
D
V
0
.
D
4
D
V
R
E
S
t
R
S
T
t
S
D
S
I
n
t
e
r
n
a
l
R
e
s
e
t
Reset Initial Conditions
Note: tRSTD is power-on delay, typical time=100ms
RES Reset Timing Chart
The different types of reset described affect the reset
flags in different ways. These flags, known as PDF and
TO are located in the status register and are controlled
by various microcontroller operations, such as the
Idle/Sleep function or Watchdog Timer. The reset flags
are shown in the table:
·
Low Voltage Reset - LVR
The microcontroller contains a low voltage reset cir-
cuit in order to monitor the supply voltage of the de-
vice. The LVR function is selected via a configuration
option. If the supply voltage of the device drops to
within a range of 0.9V~VLVR such as might occur when
changing the battery, the LVR will automatically reset
the device internally. For a valid LVR signal, a low sup-
ply voltage, i.e., a voltage in the range between
0.9V~VLVR must exist for a time greater than that spec-
ified by tLVR in the A.C. characteristics. If the low sup-
ply voltage state does not exceed this value, the LVR
will ignore the low supply voltage and will not perform
a reset function. The actual VLVR value can be se-
lected via configuration options.
TO PDF
RESET Conditions
Power-on reset
0
u
0
u
RES or LVR reset during Normal or Slow
Mode operation
WDT time-out reset during Normal or
Slow Mode operation
1
1
u
1
WDT time-out reset during Idle or Sleep
Mode operation
L
V
R
Note: ²u² stands for unchanged
t
R
S
T
t
S
D
S
+
T
I
n
t
e
r
n
a
l
R
e
s
e
t
The following table indicates the way in which the vari-
ous components of the microcontroller are affected after
a power-on reset occurs.
Note: tRSTD is power-on delay, typical time=100ms
Low Voltage Reset Timing Chart
Item
Condition After RESET
·
Watchdog Time-out Reset during Normal Operation
The Watchdog time-out Reset during normal opera-
tion is the same as a hardware RES pin reset except
that the Watchdog time-out flag TO will be set to ²1².
Program Counter Reset to zero
Interrupts
WDT
All interrupts will be disabled
Clear after reset, WDT begins
counting
W
D
T
T
i
m
e
-
o
u
t
Timer/Event
Counter
t
R
S
T
t
S
D
S
+
T
Timer Counter will be turned off
I
n
t
e
r
n
a
l
R
e
s
e
t
The Timer Counter Prescaler will
be cleared
Note: tRSTD is power-on delay, typical time=100ms
Prescaler
WDT Time-out Reset during Normal Operation
Timing Chart
Input/Output Ports I/O ports will be setup as inputs
Stack Pointer will point to the top
Stack Pointer
of the stack
·
Watchdog Time-out Reset during Idle/Sleep mode
The Watchdog time-out Reset during Idle/Sleep mode
is a little different from other kinds of reset. Most of the
conditions remain unchanged except that the Pro-
gram Counter and the Stack Pointer will be cleared to
²0² and the TO flag will be set to ²1². Refer to the A.C.
Characteristics for tSST details.
Rev. 1.10
32
June 9, 2009
HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
