HT46R068B/HT46R069B
Enhanced A/D Type 8-bit OTP MCU
D
t
a
a
B
u
s
S
M
I
D
S
I
D
A
P
i
n
T
/
x
x
R
S
i
h
t
f
e
R
s
g
e
t
i
r
S
O
D
A
P
i
n
C
o
l
k
c
E
n
a
l
/
e
b
i
D
a
s
l
b
e
C
E
K
N
b
i
t
E
d
g
P
e
l
o
r
/
a
t
i
y
C
P
K
L
O
B
b
i
t
C
o
n
r
l
o
t
B
s
u
y
C
o
n
i
g
f
u
a
i
r
t
n
o
W
O
C
A
L
F
a
l
g
S
a
t
u
t
s
O
t
p
o
i
n
S
K
C
A
P
i
n
T
F
R
A
F
l
g
a
f
S
S
Y
C
o
l
k
c
f
L
T
X
S
o
u
c
r
e
S
e
e
l
t
c
T
m
i
r
e
E
/
e
v
n
C
o
t
u
e
n
r
0
o
t
u
p
t
u
/
2
t
P
(
D
F
)
0
S
S
C
A
P
i
n
C
o
n
i
g
f
u
a
i
r
t
n
o
C
E
S
A
N
b
i
t
O
t
p
o
i
n
E
n
a
l
/
e
b
i
D
a
s
l
b
e
SPIA Block Diagram
● SBCR Register
Bit
Name
R/W
7
6
5
4
SBEN
R/W
0
3
2
1
0
CKS
R/W
0
M1
R/W
1
M0
R/W
1
MLSA
R/W
0
CSENA WCOLA
R/W
0
TRFA
R/W
0
R/W
0
POR
Bit 7
CKS: SPIA Clock Source Select Bit
0: fSPIA =fSYS/4
1: fSPIA =fLXT
Bit 6,5
M1,M0: Master/Slave/Baud Rate Bits
00: Master, Baud rate : fSPIA
01: Master, Baud rate : fSPIA /4
10: Master, Baud rate : fSPIA /16
11: Slave mode
Bit 4
SBEN: Serial Bus Enable/Disable bit
0: Disable
1: Enable
Dependent upon CSEN bit
Bit 3
Bit 2
Bit 1
Bit 0
MLSA: MSB/LSB First Bit
0: LSB shift first
1: MSB shift first
CSENA: Selection Signal Enable/Disable Bit
0: SCSA floating
1: Enable
WCOLA: Write Collision Bit
0: Collision free
1: Collision detected
TRFA: Transmit /Receive Flag
0: Not complete
1: Transmission/reception complete
Note: The TRF flag will also generate an SPIA interrupt signal, for more informaton refer to the Interrupt
section.
Rev. 1.00
99
�anꢀaꢁꢂ ꢃꢄꢅ ꢃ011