HT46R068B/HT46R069B
Enhanced A/D Type 8-bit OTP MCU
Goto to step6. For read operations: the data transferred in on the SDIA line will be stored in the
TXRX buffer until all the data has been received at which point it will be latched into the SBDR
register.
Step 6
●
Check the WCOL bit, if set high then a collision error has occurred so return to step5.
If equal to zero then go to the following step.
Step 7
●
●
●
●
Check the TRF bit or wait for an SBI serial bus interrupt.
Step 8
Read data from the SBDR register.
Step 9
Clear TRF.
Step10
Goto step 5.
● Slave Mode:
Step 1
●
●
●
The CKS bit has a don't care value in the slave mode.
Step 2
Setup the M0 and M1 bits to 00 to select the Slave Mode. The CKS bit is don't care.
Step 3
Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this must
be same as the Master device.
Step 4
●
●
Setup the SBEN bit in the SBCR control register to enable the SPIA interface.
Step 5
For write operations: write data to the SBCR register, which will actually place the data into
the TXRX register, then wait for the master clock and SCSA signal. After this goto step 6.
For read operations: the data transferred in on the SDIA line will be stored in the TXRX buffer
until all the data has been received at which point it will be latched into the SBDR register.
Step 6
●
Check the WCOL bit, if set high then a collision error has occurred so return to step5.
If equal to zero then go to the following step.
Step 7
●
●
●
●
Check the TRF bit or wait for an SBI serial bus interrupt.
Step 8
Read data from the SBDR register.
Step 9
Clear TRF
Step10
Goto step 5
Rev. 1.00
101
�anꢀaꢁꢂ ꢃꢄꢅ ꢃ011