欢迎访问ic37.com |
会员登录 免费注册
发布采购

HT45F43 参数 Datasheet PDF下载

HT45F43图片预览
型号: HT45F43
PDF下载: 下载PDF文件 查看货源
内容描述: 8位闪存微控制器与运算放大器和比较器 [8-Bit Flash MCU with Op Amps & Comparators]
分类和应用: 闪存比较器微控制器运算放大器
文件页数/大小: 152 页 / 851 K
品牌: HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
 浏览型号HT45F43的Datasheet PDF文件第42页浏览型号HT45F43的Datasheet PDF文件第43页浏览型号HT45F43的Datasheet PDF文件第44页浏览型号HT45F43的Datasheet PDF文件第45页浏览型号HT45F43的Datasheet PDF文件第47页浏览型号HT45F43的Datasheet PDF文件第48页浏览型号HT45F43的Datasheet PDF文件第49页浏览型号HT45F43的Datasheet PDF文件第50页  
HT45F23/HT45F43  
8-Bit Flash MCU with Op Amps & Comparators  
The SLOW Mode is sourced from the LXT or the LIRC oscillators and therefore requires these  
oscillators to be stable before full mode switching occurs. This is monitored using the LTO bit in the  
SMOD register.  
S
L
O
W
M
o
d
e
C
K
S
2
~
¹
0
C
0
K
0
S
B
0
,
0
0
1
B
a
s
H
L
o
r
H
L
C
L
K
=
1
N
O
R
M
A
L
M
o
d
e
W
I
H
D
T
a
n
d
L
V
D
a
r
e
a
l
l
o
f
f
D
L
E
N
=
0
A
L
T
i
n
s
t
r
u
c
t
i
o
n
i
s
e
x
e
c
S
L
E
E
P
0
M
o
d
e
W
I
H
D
T
o
i
r
s
L
o
V
n
D
D
L
E
N
=
0
A
L
T
i
n
s
t
r
u
c
t
i
o
n
i
s
e
x
e
c
u
t
e
d
S
L
E
E
P
1
M
o
d
e
I
D
L
E
N
=
1
,
F
S
Y
S
O
N
=
0
H
A
L
T
i
n
s
t
r
u
c
t
i
o
n
i
s
e
x
e
c
u
t
e
d
I
D
L
E
0
M
o
d
e
I
D
L
E
N
=
1
,
F
S
Y
S
O
N
=
1
H
A
L
T
i
n
s
t
r
u
c
t
i
o
n
i
s
e
x
e
c
u
t
e
d
I
D
L
E
1
M
o
d
e
SLOW Mode to NORMAL Mode Switching  
In SLOW Mode the system uses either the LXT or LIRC low speed system oscillator. To switch back  
to the NORMAL Mode, where the high speed system oscillator is used, the HLCLK bit should be set  
to ²1² or HLCLK bit is ²0², but CKS2~CKS0 is set to ²010², ²011², ²100², ²101², ²110² or ²111². As a  
certain amount of time will be required for the high frequency clock to stabilise, the status of the HTO  
bit is checked. The amount of time required for high speed system oscillator stabilization depends  
upon which high speed system oscillator type is used.  
Entering the SLEEP0 Mode  
There is only one way for the device to enter the SLEEP0 Mode and that is to execute the ²HALT²  
instruction in the application program with the IDLEN bit in SMOD register equal to ²0² and the WDT  
and LVD both off. When this instruction is executed under the conditions described above, the following  
will occur:  
·
The system clock, WDT clock and Time Base clock will be stopped and the application program  
will stop at the ²HALT² instruction.  
·
·
The Data Memory contents and registers will maintain their present condition.  
The WDT will be cleared and stopped no matter if the WDT clock source originates from the fSUB  
clock or from the system clock.  
Rev. 1.20  
46  
September 15, 2011