HT36M4
V
D
D
D
a
t
a
B
u
s
D
C
Q
W
e
a
k
W
r
i
t
e
C
o
n
t
r
o
l
R
e
g
i
s
t
e
r
K
Q
P
u
l
l
-
u
p
S
V
D
D
C
h
i
p
R
e
s
e
t
M
a
s
k
O
p
t
i
o
n
R
e
a
d
C
o
n
t
r
o
l
R
e
g
i
s
t
e
r
P
A
0
~
P
A
7
P
P
P
B
C
D
0
~
P
B
7
D
C
Q
0
~
P
C
7
0
~
P
D
3
W
r
i
t
e
I
/
O
K
Q
S
M
U
X
R
e
a
d
o
I
/
l
O
S
y
s
t
e
m
W
a
k
e
-
U
p
(
P
A
n
y
)
M
a
s
k
O
p
t
i
o
n
Input/Output Ports
16 Channel Wavetable Synthesizer
Register
Name
Register Function
B7
B6
B5
B4
B3
B2
B1
B0
1DH
DAC High Byte (No Default Value)
DAC Low Byte (No Default Value)
DA15 DA14 DA13 DA12 DA11 DA10 DA9
DA8
DA0
1EH
DA7 DA6 DA5 DA4 DA3 DA2
DA1
DAON
CH1
DAON=1: DAC ON
SELW
¾
DANO=0: DAC OFF (Default)
SELW=1: DAC Data from Wavetable
SELW=0: DAC Data from MCU (Default)
1FH
¾
¾
¾
¾
¾
¾
Right
20H
21H
22H
23H
24H
Channel Number Select
VM
FR
CH3 CH2
CH0
FR8
FR0
ST8
ST0
¾
¾
High Byte Frequency Number
Low Byte Frequency Number
High Byte Start Address Selection
Low Byte Start Address Selection
BL3 BL2 BL1 BL0 FR11 FR10 FR9
FR7 FR6 FR5 FR4 FR3 FR2 FR1
ST11 ST10 ST9
ST7 ST6 ST5 ST4 ST3 ST2 ST1
WBS RE14 RE13 RE12 RE11 RE10 RE9
¾
¾
¾
¾
Waveform Bit Selection
25H
26H
27H
RE8
RE0
VR8
High Byte Repeat Number Selection
Low Byte Repeat Number Selection
RE7 RE6 RE5 RE4 RE3 RE2
A_R
RE1
VR9
Envelope Control Selection
Left/Right Volume Control
¾
¾
¾
¾
¾
28H
29H
¾
2AH
Right Volume Controller
VR7 VR6 VR5 VR4 VR3 VR2
VR1
VR0
2B~2FH
¾
30H~1FFH Data Memory (RAM)
General Purpose Data Memory (Same As 8-bit MCU)
Wavetable Function Register Table
Note:
If the DAC circuit is not enabled, any DAH/DAL output is invalid. Writing a ²1² to DAC bit is to enable DAC cir-
cuit and writing a ²0² to DAC bit is to disable the DAC circuit.
Rev. 1.10
15
March 14, 2007