14.1.3 Register Configuration
Table 14.2 lists the host interface registers.
Table 14.2 HIF Registers
R/W
Master Address*4
Initial Slave
Name
Abbreviation Slave Host Value Address*3 CS1 CS2 HA0
*1
System control
register
S/YWSCRR
—
H'09
H'FFC4
—
—
—
Host interface control/W HICR—R
register
H'F8
H'FFF0
—
—
—
Input data register 1
IDR1
R
W
R
—
—
H'FFF4
H'FFF5
0
0
1
1
1
0
1
1
1
0
0
1
0/1*5
0
Output data register 1 ODR1
R/W
R/(W)*2 RH'00
Status register 1
STR1
IDR2
H'FFF6
0
Input data register 2
R
W
—
—
H'FFFC
H'FFFD
0/1*5
0
Output data register 2 ODR2
R/W
R/(W)*2 RH'00
R
Status register 2
STR2
H'FFFE
1
Serial/timer control
register
/WSTCR—R
H'00 H'FFC3
—
—
—
Notes: *1 Bit 3 is a read-only bit.
*2 The user-defined bits (bits 7 to 4) are read/write accessible from the slave processor.
*3 Address when accessed from the slave processor.
*4 Pin inputs used in access from the host processor.
*5 The HA0 input discriminates between writing of commands and data.
320
HITACHI [ HITACHI SEMICONDUCTOR ]
