欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6473434F16 参数 Datasheet PDF下载

HD6473434F16图片预览
型号: HD6473434F16
PDF下载: 下载PDF文件 查看货源
内容描述: 12伏不能应用于S -掩模模型(单电源规格) ,因为这可能会永久损坏设备。 [12 V must not be applied to the S-mask model (single-power-supply specification), as this may permanently damage the device.]
分类和应用: 外围集成电路微控制器可编程只读存储器时钟
文件页数/大小: 752 页 / 2557 K
品牌: HITACHI [ HITACHI SEMICONDUCTOR ]
 浏览型号HD6473434F16的Datasheet PDF文件第202页浏览型号HD6473434F16的Datasheet PDF文件第203页浏览型号HD6473434F16的Datasheet PDF文件第204页浏览型号HD6473434F16的Datasheet PDF文件第205页浏览型号HD6473434F16的Datasheet PDF文件第207页浏览型号HD6473434F16的Datasheet PDF文件第208页浏览型号HD6473434F16的Datasheet PDF文件第209页浏览型号HD6473434F16的Datasheet PDF文件第210页  
ICR upper byte read cycle  
T1 T2 T3  
ø
Input at FTI pin  
Internal input  
capture signal  
Figure 8.9 Input Capture Timing (1-State Delay Due to ICRA/B/C/D Read)  
Buffered Input Capture Timing: ICRC and ICRD can operate as buffers for ICRA and ICRB.  
Figure 8.10 shows how input capture operates when ICRA and ICRC are used in buffer mode and  
IEDGA and IEDGC are set to different values (IEDGA = 0 and IEDGC = 1, or IEDG A = 1 and  
IEDGC = 0), so that input capture is performed on both the rising and falling edges of FTIA.  
ø
FTIA  
Internal input  
capture signal  
FRC  
n
n + 1  
N
N + 1  
M
n
N
ICRA  
ICRC  
n
m
M
M
n
Figure 8.10 Buffered Input Capture with Both Edges Selected  
177  
 复制成功!