欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6473434F16 参数 Datasheet PDF下载

HD6473434F16图片预览
型号: HD6473434F16
PDF下载: 下载PDF文件 查看货源
内容描述: 12伏不能应用于S -掩模模型(单电源规格) ,因为这可能会永久损坏设备。 [12 V must not be applied to the S-mask model (single-power-supply specification), as this may permanently damage the device.]
分类和应用: 外围集成电路微控制器可编程只读存储器时钟
文件页数/大小: 752 页 / 2557 K
品牌: HITACHI [ HITACHI SEMICONDUCTOR ]
 浏览型号HD6473434F16的Datasheet PDF文件第194页浏览型号HD6473434F16的Datasheet PDF文件第195页浏览型号HD6473434F16的Datasheet PDF文件第196页浏览型号HD6473434F16的Datasheet PDF文件第197页浏览型号HD6473434F16的Datasheet PDF文件第199页浏览型号HD6473434F16的Datasheet PDF文件第200页浏览型号HD6473434F16的Datasheet PDF文件第201页浏览型号HD6473434F16的Datasheet PDF文件第202页  
Bit 3—Output Enable A (OEA): This bit enables or disables output of the output compare A  
signal (FTOA).  
Bit 3: OEA  
Description  
0
1
Output compare A output is disabled.  
Output compare A output is enabled.  
(Initial value)  
Bit 2—Output Enable B (OEB): This bit enables or disables output of the output compare B  
signal (FTOB).  
Bit 2: OEB  
Description  
0
1
Output compare B output is disabled.  
Output compare B output is enabled.  
(Initial value)  
Bit 1—Output Level A (OLVLA): This bit selects the logic level to be output at the FTOA pin  
when the FRC and OCRA values match.  
Bit 1: OLVLA  
Description  
0
1
A 0 logic level is output for compare-match A.  
A 1 logic level is output for compare-match A.  
(Initial value)  
Bit 0—Output Level B (OLVLB): This bit selects the logic level to be output at the FTOB pin  
when the FRC and OCRB values match.  
Bit 0: OLVLB  
Description  
0
1
A 0 logic level is output for compare-match B.  
A 1 logic level is output for compare-match B.  
(Initial value)  
169  
 复制成功!