HANBit
HSD16M64D16A
CKE ³ VIH(min)
ICC2NS
CLK £ VIL(max), tCC=¥
Input signals are stable
CKE £ VIL(max), tCC=10ns
CKE&CLK £ VIL(max)
tCC=¥
96
ICC3P
32
32
Active standby current in
power-down mode
mA
ICC3PS
CKE³ VIH(min),
CS*³ VIH(min), tCC=10ns
Input signals are changed
one time during 20ns
CKE³ VIH(min)
ICC3
N
320
160
Active standby current in
non power-down mode
(One bank active)
mA
ICC3NS
CLK £VIL(max), tCC=¥
Input signals are stable
IO = 0 mA
Operating current
(Burst mode)
Page burst
176
0
ICC4
1520 1200
1200
1120
mA
mA
1
2
4Banks Activated
tCCD = 2CLKs
130
0
Refresh current
ICC5
tRC ³ tRC(min)
1200
120
16
mA
mA
Self refresh current
ICC6
CKE £ 0.2V
7.2
Notes:
1. Measured with outputs open.
2. Refresh period is 64ms.
3. Unless otherwise noticed, input swing level is CMOS(VIH/VIL=VDDQ/VSSQ).
AC OPERATING TEST CONDITIONS
(vcc = 3.3V ± 0.3V, TA = 0 to 70°C)
PARAMETER
Value
UNIT
AC Input levels (Vih/Vil)
2.4/0.4
1.4
V
Input timing measurement reference level
Input rise and fall time
V
tr/tf = 1/1
1.4
ns
V
Output timing measurement reference level
Output load condition
See Fig. 2
URL: www.hbe.co.kr
REV 1.0 (August.2002)
6
HANBit Electronics Co.,Ltd