欢迎访问ic37.com |
会员登录 免费注册
发布采购

GS9090 参数 Datasheet PDF下载

GS9090图片预览
型号: GS9090
PDF下载: 下载PDF文件 查看货源
内容描述: GS9090 GenLINX -R III 270MB / s的解串器的SDI和DVB -ASI [GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI]
分类和应用:
文件页数/大小: 70 页 / 1181 K
品牌: GENNUM [ GENNUM CORPORATION ]
 浏览型号GS9090的Datasheet PDF文件第35页浏览型号GS9090的Datasheet PDF文件第36页浏览型号GS9090的Datasheet PDF文件第37页浏览型号GS9090的Datasheet PDF文件第38页浏览型号GS9090的Datasheet PDF文件第40页浏览型号GS9090的Datasheet PDF文件第41页浏览型号GS9090的Datasheet PDF文件第42页浏览型号GS9090的Datasheet PDF文件第43页  
GS9090 Data Sheet  
All bits, with the exception of the LOCK_ERR, will also be cleared if a change in the  
video standard is detected, or under the following conditions:  
LOCKED is asserted LOW  
SMPTE_BYPASS is asserted LOW in Manual mode  
The whole ERROR_STATUS register, including the LOCK_ERR bit, will be set  
LOW during a system reset (RESET = LOW).  
In addition to the ERROR_STATUS register, a register called ERROR_MASK is  
included to select the specific error conditions that will be detected (Table 3-12).  
There is one bit in the ERROR_MASK register for each type of error represented  
in the ERROR_STATUS register.  
The bits of the ERROR_MASK register will default to '0' after a device reset, thus  
allowing all error types to be detected. The host interface may disable individual  
error detection by setting the corresponding bit HIGH in this register.  
Error conditions are also indicated to the application layer via the status signal pin  
DATA_ERROR. This output pin is an inverted logical 'OR'ing of each error status  
flag stored in the ERROR_STATUS register. DATA_ERROR is normally HIGH, but  
will be set LOW by the device when an error condition that has not been masked  
is detected.  
Table 3-11: Host Interface Description for Error Status Register  
Register Name  
Bit  
Name  
Description  
R/W  
Default  
ERROR_STATUS  
Address: 01h  
15-7  
6
Not Used  
0
VD_STD_ERR  
Video Standard Error Flag. Set HIGH when a  
mismatch between the received SMPTE 352M  
packets (version 1 or version 0) and the  
calculated video standard occurs.  
R
5
4
3
FF_CRC_ERR  
AP_CRC_ERR  
LOCK_ERR  
Full Field CRC Error Flag. Set HIGH when a Full  
Field (FF) CRC mismatch has been detected in  
Field 1 or 2  
R
R
R
0
0
0
Active Picture CRC Error Flag. Set HIGH when an  
Active Picture (AP) CRC mismatch has been  
detected in Field 1 or 2.  
Lock Error Flag. Set HIGH whenever the  
LOCKED pin is LOW (indicating the device is not  
correctly locked).  
2
1
CS_ERR  
Checksum Error Flag. Set HIGH when ancillary  
data packet checksum error has been detected.  
R
R
0
0
SAV_ERR  
Start of Active Video Error Flag. Set HIGH when  
TRS errors are detected in either 8-bit or 10-bit  
TRS words.  
0
EAV_ERR  
End of Active Video Error Flag. Set HIGH when  
TRS errors are detected in either 8-bit or 10-bit  
TRS words.  
R
0
28201 - 1 July 2005  
39 of 70  
 复制成功!