欢迎访问ic37.com |
会员登录 免费注册
发布采购

VNC2-48Q1B-TRAY 参数 Datasheet PDF下载

VNC2-48Q1B-TRAY图片预览
型号: VNC2-48Q1B-TRAY
PDF下载: 下载PDF文件 查看货源
内容描述: [Vinculum-II Embedded Dual USB Host Controller IC]
分类和应用:
文件页数/大小: 88 页 / 2234 K
品牌: FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
 浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第49页浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第50页浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第51页浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第52页浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第54页浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第55页浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第56页浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第57页  
Datasheet  
Vinculum-II Embedded Dual USB Host Controller IC  
Version 1.7  
Document No.: FT_000138 Clearance No.: FTDI#143  
6.4 Serial Peripheral Interface SPI Master  
CLK  
SS#  
External - SPI Slave  
VNC2 - SPI Master  
MOSI  
MISO  
Figure 6.20 SPI Master block diagram  
The SPI Master interface is used to interface to applications such as SD Cards. The SPI Master provides  
the following features:  
Synchronous serial data link.  
Full and half duplex data transmission.  
Serial clock with programmable frequency, polarity and phase.  
One slave select output.  
Programmable delay between negative edge of slave select and start of transfer.  
SD Card interface.  
An interface that’s compatible with the VLSI VS1033 SCI mode used for VMUSIC capability  
The SPI Master only clocks in and out data that the VNC2 CPU sets up in its register space. The VNC2  
CPU interprets the data words that are to be sentand received.  
6.4.1 SPI Master Signal Descriptions.  
Table 6.13 shows the SPI master signals and the available pins that they can be mapped to depending  
on the package size. Further details on the configuration of input and output signals are available in  
Section 5 - I/O Multiplexer.  
64 Pin  
Package  
48 Pin  
Package  
32 Pin  
Package  
Name  
Type  
Description  
Available Available Available  
pins  
pins  
pins  
11, 15,  
19, 24,  
28, 39,  
43, 47,  
51, 57,  
61  
11, 15,  
20, 31,  
35, 41,  
45  
11, 23  
29  
spi_m_clk  
Output  
SPI masterclock input  
53  
Copyright © Future Technology Devices International Limited  
 
 复制成功!