Document Reference No.: FT_000237
V2DIP2-48 VNC2-48 Development Module Datasheet Version 1.01
Clearance No.: FTDI# 152
`
3.6 Serial Peripheral Interface (SPI)
The VNC2-48Q has one master module and two slave modules. These modules are described more fully in
a Vinculum-II datasheet please refer to:- FTDI website.
3.6.1 Signal Description - SPI Slave
The SPI Slave signals can be programmed to a choice of available I/O pins. Table 3.5 explains the
available pins for each of the SPI Slave signals.
Name
Type
Description
Available Pins
J2-8, J2-4, J1-7, J1-14, J1-19, J2-18,
J2-13
spi_s0_clk
spi_s1_clk
Input
Slave clock input
J2-7, J1-4, J1-8, J1-16, J1-20, J2-17
spi_s0_mosi
spi_s1_mosi
Input/Output
Master Out Slave In
Synchronous data from master to
slave
J2-6, J1-5, J1-10, J1-17, J2-20, J2-16
spi_s0_miso
spi_s1_miso
Output
Input
Master In Slave Out
Synchronous data from slave to
master
J2-5, JI-6, J1-11, J1-18, J2-19,
J2-14
spi_s0_ss#
spi_s1_ss#
Slave chip select
Table 3.5 - Data and Control Bus Signal Mode Options – SPI Slave
3.6.2 Signal Description - SPI Master
The SPI Master signals can be programmed to a choice of available I/O pins Table 3.6 shows the SPI
master signals and the available pins that they can be mapped.
Available Pins
Name
Type
Description
J2-8, J2-4, J1-7, J1-14, J1-19, J2-18,
J2-13
spi_m_clk
Output
SPI master clock input
J2-7, J1-4, J1-8, J1-16, J1-20, J2-17
J2-6, J1-5, J1-10, J1-17, J2-20, J2-16
spi_m_mosi
spi_m_miso
Output
Input
Master Out Slave In
Synchronous data from master to
slave
Master In Slave Out
Synchronous data from slave to
master
J2-5, JI-6, J1-11, J1-18, J2-19,
J2-14
spi_m_cs_0#
spi_m_cs_1#
Output
Output
Active low slave select 0 from master
to
slave 0
Active low slave select 1 from master
to
J2-8, J2-4, J1-7, J1-14, J1-19, J2-18,
J2-13
slave 1
Table 3.6 - Data and Control Bus Signal Mode Options – SPI Master
Copyright © 2010 Future Technology Devices International Limited
11
FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
