Document Reference No.: FT_000247
V2-EVAL Vinculum II Evaluation Board Datasheet Version 2.0
Clearance No.: FTDI#148
5.2 GPIO BUS Connectors
The V2-EVAL board features a set of 6 connectors providing access to GPIO capable pins on the VNC2
device. The GPIO pins are distributed across 6 connectors. The configuration of each connector is
outlined in subsequent sections. Further each connector has a 5V and 3.3V power and GND pins.
5.2.1 GPIO [0:7] Connector CN3
Figure 5.2
GPIO[0:7] Connector CN3
VCN2 Pin No
Signal
Connector
pin
IO
type
Description
GPIO data bit 0
name
32-PIN
48-PIN
64-PIN
(3)
GPIO0
1
2
3
4
5
6
7
8
9
11
11
11
IO
IO
IO
IO
IO
IO
IO
IO
-
(3)
(3)
(3)
(3)
(3)
(3)
(3)
GPIO1
GPIO2
GPIO3
GPIO4
GPIO5
GPIO6
GPIO7
GND
12
14
15
-
12
13
14
-
12
13
14
15
16
17
18
-
GPIO data bit 1
GPIO data bit 2
GPIO port, data bit 3
GPIO port, data bit 4
GPIO port, data bit 5
GPIO port, data bit 6
GPIO port, data bit 7
Ground pin
-
-
-
-
-
-
-
-
3.3V(4)
10
11
12
-
-
-
-
-
-
-
-
-
-
-
-
3.3V power rail.
Ground pin
GND
5V(5)
5V power rail.
Notes:
(3)
All VNC2‟s IO pins can be driven from 3.3V LVTTL TTL logic levels.
The use of these pins for GPIO is set by the IOMUX on the VNC2 device. The pins are shared by other
connectors on the board. Care should be taken to ensure that pins are not driven from other headers
on the board.
This pin is connected to 3.3V regulator output. External device can draw no more than 100mA when
board is powered from an external power supply and no more than 50mA when the board is powered
from USB bus.
This pin is connected to the board‟s 5V power rail. External device can draw no more than 250mA when
board is powered from an external power supply and no more than 50mA when the board is powered
from USB bus.
(4)
(5)
Table 5.1
GPIO[0:7] port connector CN3
Copyright © 2010 Future Technology Devices International Limited
14