欢迎访问ic37.com |
会员登录 免费注册
发布采购

FT232HL 参数 Datasheet PDF下载

FT232HL图片预览
型号: FT232HL
PDF下载: 下载PDF文件 查看货源
内容描述: FT232H单通道HI -SPEED USB ​​TO多用途UART / FIFO IC [FT232H Single Channel Hi-Speed USB to Multipurpose UART/FIFO IC]
分类和应用: 先进先出芯片
文件页数/大小: 65 页 / 1621 K
品牌: FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
 浏览型号FT232HL的Datasheet PDF文件第34页浏览型号FT232HL的Datasheet PDF文件第35页浏览型号FT232HL的Datasheet PDF文件第36页浏览型号FT232HL的Datasheet PDF文件第37页浏览型号FT232HL的Datasheet PDF文件第39页浏览型号FT232HL的Datasheet PDF文件第40页浏览型号FT232HL的Datasheet PDF文件第41页浏览型号FT232HL的Datasheet PDF文件第42页  
Document No.: FT_000288
FT232H SINGLE CHANNEL HI-SPEED USB TO MULTIPURPOSE UART/FIFO IC
Datasheet Version 1.3
Clearance No.: FTDI #199
4.9.1 Outgoing Fast Serial Data
To send fast serial data out of the FT232H, the external device must drive the FSCLK clock. If the FT232H
has data ready to send, it will drive FSDO output low to indicate the start bit. It will not do this if it is
currently receiving data from the external device. This is illustrated in Figure 4.18
FSCLK
FSDO
0
Start
Bit
D0
D1
D2
D3
D4
D5
D6
D7
SRCE
Source
Bit
Data Bits - LSB first
Figure 4.18 Fast Serial Interface Output Data
Notes :-
1. The first bit output (Start bit) is always 0.
2. FSDO is always sent LSB first.
3. The last serial bit output is the source bit (SRCE) is always 0.
4. If the target device is unable to accept the data when it detects the START bit, it should stop the
FSCLK until it can accept the data.
4.9.2 Incoming Fast Serial Data
An external device is allowed to send data into the FT232H if FSCTS is high. On receipt of a zero START
bit on FSDI, the FT232H will drop FSCTS on the next positive clock edge. The data from bits 0 to 7 are
then clocked in (LSB first). The last bit (DEST) determines where the data will be written to. This bit is
always 0 with the FT232H. This is illustrated in Figure 4.19
FSCTS
FSCLK
FSDI
0
Start
Bit
D0
D1
D2
D3
D4
D5
D6
D7
DEST
Destination
Bit
Data Bits - LSB first
Figure 4.19 Fast Serial Interface Input Data
Notes:-
1. The first bit input (Start bit) is always 0.
2. FSDI is always received LSB first.
3. The last received serial bit is the destination bit (DEST) is always 0.
4.
The target device should ensure that FSCTS is high before it sends data. FSCTS goes low after
data bit 0 (D0) and stays low until the chip can accept more data.
Copyright © 2011 Future Technology Devices International Limited
38