Document No.: FT_000589
FT313H USB2.0 HS Host Controller Datasheet Version 1.1
Clearance No.: FTDI# 318
Bit
Name
Type
Default value
Description
1: enable DMA
0
DMA_ABORT
R/W
1'b0
DMA abort
0: DMA continuous running
1: DMA abort implement
Table 5-20 DMA configuration register
5.3.10
AUX_MEMADDR register (address = 98h)
Bit
Name
Type
Default
value
Description
[15: 0]
AUX_START_ADDR_MEM R/W
16’b0
Auxiliary start address of memory
read / write
When memory is occurred by DMA, use
auxiliary start address for PIO memory
access.
Table 5-21 AUX Memory address register
5.3.11
Bit
AUX_DATAPORT register (address = 9Ah)
Name
Type
Default value
Description
[15: 0]
AUX_DATA_PORT
R/W
16’b0
Auxiliary data port
When memory is occurred by DMA, use
auxiliary data port for PIO memory access.
Table 5-22 AUX data port register
5.3.12
SLEEPTIMER register (address = 9Ch)
Bit
Name
Type
Default value
Description
[15: 0]
SLEEP_TIMER
R/W
16’b0400
Sleep timer
When host controller detected USB bus has no
activity, the sleep timer will be started. When
timer reduce to zero, the BUSINACTIVE
interrupt will be generated, if the respective
enable bit in the HCINTEN register is set.
Default sleep timer is approximately 10ms.
Table 5-23 Sleep timer register
5.4 Interrupt registers
5.4.1 HCINTSTS register (address = A0h)
Bit
Name
Type
RO
Default value Description
[15: 8]
7
Reserved
WAKEUPINT
10’b0
-
R/WC
1’b0
Wake up interrupt on device connect or
Copyright © 2012 Future Technology Devices International Limited
35
FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
