Bus Signal Timing
Figure 7 provides the timing for the synchronous output signals.
CLKOUT
B8
B7
B9
B9
Output
Signals
B8a
B7a
Output
Signals
B8b
B7b
Output
Signals
Figure 7. Synchronous Output Signals Timing
Figure 8 provides the timing for the synchronous active pull-up and open-drain output signals.
CLKOUT
B13
B11
B12
B12
B15
TS, BB
TA, BI
TEA
B13
B11
B14
Figure 8. Synchronous Active Pull-Up Resistor and Open-Drain Outputs Signals Timing
MPC885/MPC880 Hardware Specifications, Rev. 3
25
Freescale Semiconductor