欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC9S12P64CFT 参数 Datasheet PDF下载

MC9S12P64CFT图片预览
型号: MC9S12P64CFT
PDF下载: 下载PDF文件 查看货源
内容描述: 微控制器 [Microcontrollers]
分类和应用: 微控制器外围集成电路时钟
文件页数/大小: 566 页 / 7414 K
品牌: FREESCALE [ Freescale ]
 浏览型号MC9S12P64CFT的Datasheet PDF文件第509页浏览型号MC9S12P64CFT的Datasheet PDF文件第510页浏览型号MC9S12P64CFT的Datasheet PDF文件第511页浏览型号MC9S12P64CFT的Datasheet PDF文件第512页浏览型号MC9S12P64CFT的Datasheet PDF文件第514页浏览型号MC9S12P64CFT的Datasheet PDF文件第515页浏览型号MC9S12P64CFT的Datasheet PDF文件第516页浏览型号MC9S12P64CFT的Datasheet PDF文件第517页  
Electrical Characteristics  
A.2.2  
Factors Influencing Accuracy  
Source resistance, source capacitance and current injection have an influence on the accuracy of the ATD.  
A further factor is that PortAD pins that are configured as output drivers switching.  
A.2.2.1  
Port AD Output Drivers Switching  
PortAD output drivers switching can adversely affect the ATD accuracy whilst converting the analog  
voltage on other PortAD pins because the output drivers are supplied from the VDDA/VSSA ATD supply  
pins. Although internal design measures are implemented to minimize the affect of output driver noise, it  
is recommended to configure PortAD pins as outputs only for low frequency, low load outputs. The impact  
on ATD accuracy is load dependent and not specified. The values specified are valid under condition that  
no PortAD output drivers switch during conversion.  
A.2.2.2  
Source Resistance  
Due to the input pin leakage current as specified in Table A-6 and Table A-7 in conjunction with the source  
resistance there will be a voltage drop from the signal source to the ATD input. The maximum source  
resistance R specifies results in an error (10-bit resolution) of less than 1/2 LSB (2.5 mV) at the maximum  
S
leakage current. If device or operating conditions are less than worst case or leakage-induced error is  
acceptable, larger values of source resistance of up to 10Kohm are allowed.  
A.2.2.3  
Source Capacitance  
When sampling an additional internal capacitor is switched to the input. This can cause a voltage drop due  
to charge sharing with the external and the pin capacitance. For a maximum sampling error of the input  
voltage 1LSB (10-bit resilution), then the external filter capacitor, C 1024 * (C –C ).  
f
INS INN  
A.2.2.4  
Current Injection  
There are two cases to consider.  
1. A current is injected into the channel being converted. The channel being stressed has conversion  
values of $3FF (in 10-bit mode) for analog inputs greater than V and $000 for values less than  
RH  
V
unless the current is higher than specified as disruptive condition.  
RL  
2. Current is injected into pins in the neighborhood of the channel being converted. A portion of this  
current is picked up by the channel (coupling ratio K), This additional current impacts the accuracy  
of the conversion depending on the source resistance.  
The additional input voltage error on the converted channel can be calculated as:  
V
= K * R * I  
ERR  
S INJ  
with I being the sum of the currents injected into the two pins adjacent to the converted channel.  
INJ  
S12P-Family Reference Manual, Rev. 1.13  
Freescale Semiconductor  
513  
 复制成功!