欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC9S12P64CFT 参数 Datasheet PDF下载

MC9S12P64CFT图片预览
型号: MC9S12P64CFT
PDF下载: 下载PDF文件 查看货源
内容描述: 微控制器 [Microcontrollers]
分类和应用: 微控制器外围集成电路时钟
文件页数/大小: 566 页 / 7414 K
品牌: FREESCALE [ Freescale ]
 浏览型号MC9S12P64CFT的Datasheet PDF文件第389页浏览型号MC9S12P64CFT的Datasheet PDF文件第390页浏览型号MC9S12P64CFT的Datasheet PDF文件第391页浏览型号MC9S12P64CFT的Datasheet PDF文件第392页浏览型号MC9S12P64CFT的Datasheet PDF文件第394页浏览型号MC9S12P64CFT的Datasheet PDF文件第395页浏览型号MC9S12P64CFT的Datasheet PDF文件第396页浏览型号MC9S12P64CFT的Datasheet PDF文件第397页  
Serial Communication Interface (S12SCIV5)  
Stop  
Idle or Next Frame  
Receiver  
RT Clock  
Data  
Samples  
Figure 11-29. Fast Data  
For an 8-bit data character, it takes the receiver 9 bit times x 16 RTr cycles + 10 RTr cycles = 154 RTr cycles  
to finish data sampling of the stop bit.  
With the misaligned character shown in Figure 11-29, the receiver counts 154 RTr cycles at the point when  
the count of the transmitting device is 10 bit times x 16 RTt cycles = 160 RTt cycles.  
The maximum percent difference between the receiver count and the transmitter count of a fast 8-bit  
character with no errors is:  
((160 – 154) / 160) x 100 = 3.75%  
For a 9-bit data character, it takes the receiver 10 bit times x 16 RTr cycles + 10 RTr cycles = 170 RTr cycles  
to finish data sampling of the stop bit.  
With the misaligned character shown in Figure 11-29, the receiver counts 170 RTr cycles at the point when  
the count of the transmitting device is 11 bit times x 16 RTt cycles = 176 RTt cycles.  
The maximum percent difference between the receiver count and the transmitter count of a fast 9-bit  
character with no errors is:  
((176 – 170) /176) x 100 = 3.40%  
11.4.6.6 Receiver Wakeup  
To enable the SCI to ignore transmissions intended only for other receivers in multiple-receiver systems,  
the receiver can be put into a standby state. Setting the receiver wakeup bit, RWU, in SCI control register 2  
(SCICR2) puts the receiver into standby state during which receiver interrupts are disabled.The SCI will  
still load the receive data into the SCIDRH/L registers, but it will not set the RDRF flag.  
The transmitting device can address messages to selected receivers by including addressing information in  
the initial frame or frames of each message.  
The WAKE bit in SCI control register 1 (SCICR1) determines how the SCI is brought out of the standby  
state to process an incoming message. The WAKE bit enables either idle line wakeup or address mark  
wakeup.  
11.4.6.6.1  
Idle Input line Wakeup (WAKE = 0)  
In this wakeup method, an idle condition on the RXD pin clears the RWU bit and wakes up the SCI. The  
initial frame or frames of every message contain addressing information. All receivers evaluate the  
addressing information, and receivers for which the message is addressed process the frames that follow.  
Any receiver for which a message is not addressed can set its RWU bit and return to the standby state. The  
S12P-Family Reference Manual, Rev. 1.13  
Freescale Semiconductor  
393  
 复制成功!