欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC9S12P64CFT 参数 Datasheet PDF下载

MC9S12P64CFT图片预览
型号: MC9S12P64CFT
PDF下载: 下载PDF文件 查看货源
内容描述: 微控制器 [Microcontrollers]
分类和应用: 微控制器外围集成电路时钟
文件页数/大小: 566 页 / 7414 K
品牌: FREESCALE [ Freescale ]
 浏览型号MC9S12P64CFT的Datasheet PDF文件第345页浏览型号MC9S12P64CFT的Datasheet PDF文件第346页浏览型号MC9S12P64CFT的Datasheet PDF文件第347页浏览型号MC9S12P64CFT的Datasheet PDF文件第348页浏览型号MC9S12P64CFT的Datasheet PDF文件第350页浏览型号MC9S12P64CFT的Datasheet PDF文件第351页浏览型号MC9S12P64CFT的Datasheet PDF文件第352页浏览型号MC9S12P64CFT的Datasheet PDF文件第353页  
Pulse-Width Modulator (PWM8B6CV1) Block Description  
Module Base + 0x0017  
7
6
5
4
3
2
1
0
R
Bit 7  
W
6
5
4
3
2
1
Bit 0  
Reset  
0
0
0
0
0
0
0
0
Figure 10-26. PWM Channel Period Registers (PWMPER5)  
Read: anytime  
Write: anytime  
10.3.2.14 PWM Channel Duty Registers (PWMDTYx)  
There is a dedicated duty register for each channel. The value in this register determines the duty of the  
associated PWM channel. The duty value is compared to the counter and if it is equal to the counter value  
a match occurs and the output changes state.  
The duty registers for each channel are double buffered so that if they change while the channel is enabled,  
the change will NOT take effect until one of the following occurs:  
The effective period ends  
The counter is written (counter resets to 0x0000)  
The channel is disabled  
In this way, the output of the PWM will always be either the old duty waveform or the new duty waveform,  
not some variation in between. If the channel is not enabled, then writes to the duty register will go directly  
to the latches as well as the buffer.  
NOTE  
Reads of this register return the most recent value written. Reads do not  
necessarily return the value of the currently active duty due to the double  
buffering scheme.  
Reference Section 10.4.2.3, “PWM Period and Duty,for more information.  
NOTE  
Depending on the polarity bit, the duty registers will contain the count of  
either the high time or the low time. If the polarity bit is 1, the output starts  
high and then goes low when the duty count is reached, so the duty registers  
contain a count of the high time. If the polarity bit is 0, the output starts low  
and then goes high when the duty count is reached, so the duty registers  
contain a count of the low time.  
To calculate the output duty cycle (high time as a % of period) for a particular channel:  
Polarity = 0 (PPOLx = 0)  
Duty cycle = [(PWMPERx PWMDTYx)/PWMPERx] * 100%  
Polarity = 1 (PPOLx = 1)  
Duty cycle = [PWMDTYx / PWMPERx] * 100%  
S12P-Family Reference Manual, Rev. 1.13  
Freescale Semiconductor  
349  
 复制成功!