欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC908AP32CFAE 参数 Datasheet PDF下载

MC908AP32CFAE图片预览
型号: MC908AP32CFAE
PDF下载: 下载PDF文件 查看货源
内容描述: [MC908AP32CFAE]
分类和应用:
文件页数/大小: 325 页 / 4102 K
品牌: FREESCALE [ Freescale ]
 浏览型号MC908AP32CFAE的Datasheet PDF文件第47页浏览型号MC908AP32CFAE的Datasheet PDF文件第48页浏览型号MC908AP32CFAE的Datasheet PDF文件第49页浏览型号MC908AP32CFAE的Datasheet PDF文件第50页浏览型号MC908AP32CFAE的Datasheet PDF文件第52页浏览型号MC908AP32CFAE的Datasheet PDF文件第53页浏览型号MC908AP32CFAE的Datasheet PDF文件第54页浏览型号MC908AP32CFAE的Datasheet PDF文件第55页  
Configuration & Mask Option Registers (CONFIG & MOR)  
3.2 Functional Description  
The configuration registers and the mask option register are used in the initialization of various options.  
These two types of registers are configured differently:  
Configuration registers — Write-once registers after reset  
Mask option register — FLASH register (write by programming)  
The configuration registers can be written once after each reset. All of the configuration register bits are  
cleared during reset. Since the various options affect the operation of the MCU, it is recommended that  
these registers be written immediately after reset. The configuration registers are located at $001D and  
$001F. The configuration registers may be read at anytime.  
NOTE  
The CONFIG registers are not in the FLASH memory but are special  
registers containing one-time writable latches after each reset. Upon a  
reset, the CONFIG registers default to predetermined settings as shown in  
Figure 3-2 and Figure 3-3.  
The mask option register (MOR) is used for selecting one of the three clock options for the MCU. The  
MOR is a byte located in FLASH memory, and is written to by a FLASH programming routine.  
3.3 Configuration Register 1 (CONFIG1)  
Address:  
$001F  
Bit 7  
6
5
4
3
2
SSREC  
0
1
STOP  
0
Bit 0  
COPD  
0
Read:  
Write:  
Reset:  
COPRS  
0
LVISTOP LVIRSTD LVIPWRD LVIREGD  
0
0
0
0
Figure 3-2. Configuration Register 1 (CONFIG1)  
COPRS — COP Rate Select Bit  
COPRS selects the COP time out period. Reset clears COPRS. (See Chapter 19 Computer Operating  
Properly (COP).)  
13  
4
1 = COP time out period = 2 – 2 ICLK cycles  
0 = COP time out period = 2 – 2 ICLK cycles  
18  
4
LVISTOP — LVI Enable in Stop Mode Bit  
When the LVIPWRD or LVIREGD bit is clear, setting the LVISTOP bit enables the LVI to operate  
during stop mode. Reset clears LVISTOP. (See Chapter 20 Low-Voltage Inhibit (LVI).)  
1 = LVI enabled during stop mode  
0 = LVI disabled during stop mode  
NOTE  
If LVISTOP=0, set LVIRSTD=1 before entering stop mode.  
LVIRSTD — LVI Reset Disable Bit  
LVIRSTD disables the reset signal from the LVI module. (See Chapter 20 Low-Voltage Inhibit (LVI).)  
1 = LVI module resets disabled  
0 = LVI module resets enabled  
MC68HC908AP Family Data Sheet, Rev. 4  
50  
Freescale Semiconductor