欢迎访问ic37.com |
会员登录 免费注册
发布采购

DSP56301VF100 参数 Datasheet PDF下载

DSP56301VF100图片预览
型号: DSP56301VF100
PDF下载: 下载PDF文件 查看货源
内容描述: 24位数字信号处理器 [24-Bit Digital Signal Processor]
分类和应用: 外围集成电路数字信号处理器时钟
文件页数/大小: 124 页 / 2296 K
品牌: FREESCALE [ Freescale ]
 浏览型号DSP56301VF100的Datasheet PDF文件第9页浏览型号DSP56301VF100的Datasheet PDF文件第10页浏览型号DSP56301VF100的Datasheet PDF文件第11页浏览型号DSP56301VF100的Datasheet PDF文件第12页浏览型号DSP56301VF100的Datasheet PDF文件第14页浏览型号DSP56301VF100的Datasheet PDF文件第15页浏览型号DSP56301VF100的Datasheet PDF文件第16页浏览型号DSP56301VF100的Datasheet PDF文件第17页  
Interrupt and Mode Control  
1.6 Interrupt and Mode Control  
The interrupt and mode control signals select the chip’s operating mode as it comes out of hardware reset. After  
RESET is deasserted, these inputs are hardware interrupt request lines.  
Table 1-9. Interrupt and Mode Control  
State During  
Signal Name  
Type  
Signal Description  
Reset  
MODA  
Input  
Input  
Input  
Mode Select A  
Selects the initial chip operating mode during hardware reset and becomes a  
level-sensitive or negative-edge-triggered, maskable interrupt request input  
IRQA during normal instruction processing. MODA, MODB, MODC, and  
MODD select one of sixteen initial chip operating modes, latched into the OMR  
when the RESET signal is deasserted.  
IRQA  
External Interrupt Request A  
Internally synchronized to CLKOUT. If IRQA is asserted synchronous to  
CLKOUT, multiple processors can be re-synchronized using the WAIT  
instruction and asserting IRQA to exit the Wait state. If the processor is in the  
Stop stand-by state and IRQA is asserted, the processor exits the Stop state.  
These inputs are 5 V tolerant.  
MODB  
IRQB  
Input  
Input  
Input  
Mode Select B  
Selects the initial chip operating mode during hardware reset and becomes a  
level-sensitive or negative-edge-triggered, maskable interrupt request input  
IRQB during normal instruction processing. MODA, MODB, MODC, and  
MODD select one of sixteen initial chip operating modes, latched into the OMR  
when the RESET signal is deasserted.  
External Interrupt Request B  
Internally synchronized to CLKOUT. If IRQB is asserted synchronous to  
CLKOUT, multiple processors can be re-synchronized using the WAIT  
instruction and asserting IRQB to exit the Wait state. If the processor is in the  
Stop stand-by state and IRQC is asserted, the processor will exit the Stop  
state.  
These inputs are 5 V tolerant.  
MODC  
IRQC  
Input  
Input  
Input  
Mode Select C  
Selects the initial chip operating mode during hardware reset and becomes a  
level-sensitive or negative-edge-triggered, maskable interrupt request input  
IRQC during normal instruction processing. MODA, MODB, MODC, and  
MODD select one of sixteen initial chip operating modes, latched into the OMR  
when the RESET signal is deasserted.  
External Interrupt Request C  
Internally synchronized to CLKOUT. If IRQC is asserted synchronous to  
CLKOUT, multiple processors can be re-synchronized using the WAIT  
instruction and asserting IRQC to exit the Wait state. If the processor is in the  
Stop stand-by state and IRQC is asserted, the processor exits the Stop state.  
These inputs are 5 V tolerant.  
DSP56301 Technical Data, Rev. 10  
Freescale Semiconductor  
1-9