欢迎访问ic37.com |
会员登录 免费注册
发布采购

C5EC3EARCH-RM/D 参数 Datasheet PDF下载

C5EC3EARCH-RM/D图片预览
型号: C5EC3EARCH-RM/D
PDF下载: 下载PDF文件 查看货源
内容描述: C- 3E网络处理器芯片版本A1 [C-3e NETWORK PROCESSOR SILICON REVISION A1]
分类和应用:
文件页数/大小: 114 页 / 2056 K
品牌: FREESCALE [ Freescale ]
 浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第21页浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第22页浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第23页浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第24页浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第26页浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第27页浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第28页浏览型号C5EC3EARCH-RM/D的Datasheet PDF文件第29页  
Table Lookup Unit  
25  
Some of these parameters are programmed into the SDRAMsmode register and can be  
applied only once per power cycle. The ECC functionality can be enabled or disabled via  
configuration register writes.  
If needed, the interface can narrowed to 128bits by disabling ECC and providing board  
pull-ups for the two control bits and nine ECC bits. This is useful if DIMMs are used in the  
board design. If individual SDRAM parts are used, x16 and x32 are supported. The BMU  
supports SDRAM devices that use 12 address lines. Internal address calculation paths limit  
the maximum memory size to 128MBytes. Only one physical bank of SDRAM is supported.  
Table Lookup Unit  
The Table Lookup Unit (TLU) performs table lookups in external SRAM. It can also be used  
for statistics accumulation and retrieval and as general data storage. The TLU  
simultaneously supports multiple application-defined tables and multiple search  
strategies, such as those needed for routing, circuit switching, and QoS lookup tasks.  
The C-3e NP uses external 64bit wide ZBT Pipelined Bursting Static RAM (SRAM) modules  
(at frequencies up to 125MHz) for storage of its tables. These modules allow  
implementation of tables with 225 x 64bit entries using 8Mbit SRAM technology. The  
maximum amount of memory supported by the TLU is 128MBytes in four banks, when  
SRAM technology supports 4M x 18pins parts.  
Table 5 TLU SRAM Configurations  
MIN TABLE SIZE  
(ONE BANK)  
MAXIMUM TABLE SIZE  
(FOUR BANKS)  
SRAM TECHNOLOGY  
1Mbit (32k x 32pins)  
2Mbit (64k x 32pins)  
4Mbit (256k x 18pins)  
8Mbit (512k x 18pins)  
16Mbit (1M x 18pins)  
32Mbit (2M x 18pins)  
64Mbit (4M x 18pins)  
256kBytes  
512kBytes  
2MBytes  
4MBytes  
8MBytes  
16MBytes  
32MBytes  
1MBytes  
2MBytes  
8MBytes  
16MBytes  
32MBytes  
64MBytes  
128MBytes  
03